Chip123 科技應用創新平台

標題: Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique [打印本頁]

作者: hyseresis    時間: 2009-7-6 05:34 PM
標題: Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique
Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique7 L' L: f" M- f3 J6 D4 g' N

8 P8 @- U2 I9 b) y$ e9 \6 C' Q8 Y9 Z[ 本帖最後由 hyseresis 於 2009-7-6 05:49 PM 編輯 ]




歡迎光臨 Chip123 科技應用創新平台 (http://free.vireal.world/chip123_website/innoingbbs/) Powered by Discuz! X3.2