' M3 m9 ?' m2 W) t l' {' }# ~ESD: Failure Mechanisms and Models % ?5 }' p% m' A! z
J* K* d' S S& y( {- L# {# k7 f
Simulation Methods for ESD Protection Development 8 \- K2 {- S8 J' `. G t3 d : T* a, }- t0 Z/ f8 GOn-Chip ESD Protection for Integrated Circuits: An IC Design Perspective , T% Q1 v4 x" B+ Y! j; ^% i, [; y
LNA-ESD Co-Design for Fully Integrated CMOS Wireless Receivers - |; q& i( S, [* n8 K+ X- u: u' i, k' v" m/ T y t( L8 f
Contamination and ESD Control in High Technology Manufacturing