Chip123 科技應用創新平台
標題:
[關於] [jianping ]如何用verilog將變數前後補上幾個位元
[打印本頁]
作者:
tommywgt
時間:
2009-11-5 05:40 PM
標題:
[關於] [jianping ]如何用verilog將變數前後補上幾個位元
本帖最後由 tommywgt 於 2009-11-5 05:41 PM 編輯
6 ?8 V4 h, V) T0 W
4 U% J: y) K- b0 U5 i1 l& }2 { W
因為無法回覆, 所以開新文回答....
R6 L& v6 U% I3 k
ABT={2'b00, DATA, 4'b0000};
$ ]/ {1 U) |. s9 i! ]- O! \1 N
8 d* i/ S l7 X: x
Verilog 常用的operator
" a) Q7 E o2 s) [! _
– Binary bit-wise operators: ~, &, |, ^, ~^, ^~
" z5 a [' s) z5 ?% i) ^
– Unary reduction operators: &, ~&, |, ~|, ^, ~^, ^~
! T$ {! H* _: O3 A: b4 y
– Logical operators: !, &&, ||
% M* m# i O1 Y) q& [2 i: _$ c2 r
– 2’s complement operators: +, -, *, /, %
1 @5 o M' [9 J# f+ i
– Relational operators: >, <, >=, <=, ==, !=, ===, !==
) _; E" E- p! L/ T4 t8 \# X2 ]" K
– Logical shift operators: >>, <<
3 _8 X) ^2 {( P, c" J3 c' N+ y% u0 M% U
– Conditional operators: ? :
j" p( Y f' c% W3 d ~6 x
– Duplication operators: {n{ <exp> <,<exp>> *}}
4 h: f5 A) M' X" {6 [( {
– Concatenation operators: {}
, h4 T' h& R, H, I9 F, X# R* h
給你參考一下
歡迎光臨 Chip123 科技應用創新平台 (http://free.vireal.world/chip123_website/innoingbbs/)
Powered by Discuz! X3.2