Chip123 科技應用創新平台
標題:
Cortex-M0+ IP Core
[打印本頁]
作者:
sinoicboy
時間:
2014-3-7 11:22 AM
標題:
Cortex-M0+ IP Core
本帖最後由 sinoicboy 於 2014-3-7 11:24 AM 編輯
9 _" _( m: N! C- N- W6 n4 U$ y
4 u$ M6 K/ ?1 L
[attach]19654[/attach][attach]19653[/attach][attach]19655[/attach][attach]19656[/attach]
" R/ n8 A% o1 q) ]) W
7 p& y# i4 i. o4 ^
iconstart@gmail.com
! e+ v- h0 k! S
' q. I1 |+ t, ~$ ~
AR085-DA-70000-r0p0-03rel0/
" }8 V, r# \, o4 S9 ~& _/ D
AR085-DA-70000-r0p0-03rel0/doc/
) x% Y8 u1 b! U- Z
AR085-DA-70000-r0p0-03rel0/doc/ARMv6-M_architecture/
& Y Y- R; M1 E! N
4af79e0557cc9c6863c2eab0f890aaad AR085-DA-70000-r0p0-03rel0/doc/ARMv6-M_architecture/DDI0419C_arm_architecture_v6m_reference_manual.pdf
" X+ _: F3 Y: |' g8 @
AR085-DC-11001-r0p0-04rel0/
7 x& x9 |( s8 M- c% }
AR085-DC-11001-r0p0-04rel0/doc/
' {8 c6 N+ b) K+ U4 ^0 _
AR085-DC-11001-r0p0-04rel0/doc/errata/
. r* W% D. e' d) t# {8 V
57ce61d69a56fae9dff02a664dc0930a AR085-DC-11001-r0p0-04rel0/doc/errata/ARMv6-M_Architecture_Errata_List.pdf
! U r' U/ z' d: N3 l
AT590-BU-11001-r0p1-00rel0/
% N) P8 j/ P1 Y9 X E5 o' ` N
b2bb2db05b71fa9e2ecd4c2841c22f3f AT590-BU-11001-r0p1-00rel0/Cortex-M0+_Product_Errata_Notice_v4.pdf
! w. B/ q, d! O( S; K1 p3 B0 U
d305236940b52b92b81e8579435efe7e AT590-BU-11001-r0p1-00rel0/Cortex-M0+_Software_Developers_Errata_Notice_v4.pdf
% Q8 ^: s/ k% G' r# V
2d80706f7a099ac4a9674908c50d730e AT590-BU-11001-r0p1-00rel0/AT590-BU-11001-r0p1-00rel0.lst
* Y) |8 o4 `( o; N$ O
AT590-BU-50000-r0p1-00rel0/
- W# ? J- \4 T) ]2 t2 w+ H
70404309a7929774e3bd8786e10771eb AT590-BU-50000-r0p1-00rel0/ARM_Cortex-M0+_r0p1-30rel0_ReleaseNote.pdf
6 J. j/ z$ E& ]4 b4 b( {+ N
AT590-BU-50000-r0p1-00rel0/logical/
N$ f. S0 U, J# U6 k0 l
AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/
* X/ r) [- Q" n- X* r
AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/
2 O3 d( `" F+ {
80fe9cfaeb5e260f70aebfcac0bdf888 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_cdc.v
' f1 B5 q: o: e: S2 a1 E" ~
063cdb1c994aca1f31971a3d52da426d AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_sw_defs.v
+ m( l1 A5 a* H E( _1 w! h& n
17f0e782572ea85e916a26ef804106ac AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_jtag_defs.v
% p8 j" i% a# [( t" F, Q
db6b0ced453f9ba83035ca0b2d31c55d AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_mast.v
9 r5 ]8 ?* @3 ?# U/ C4 u
12e85d89d377ef33f7a41f5f49bf20f0 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_jtag.v
2 W' i3 Y. F" `3 O9 _% i( S3 E% T
bb3812a6b967f1ffaa604a858064f1d6 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_top.v
8 |1 _4 e( t: A" \. m) _
2b71a63c5d6843c6a0c64972ca0a3483 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp.v
2 K; U$ |" _$ [% n, ~! A/ G( b
fc6a96af9879ce4ccb0c150913d38ab5 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_cdc.v
; e1 I( w( U/ _1 I; n5 W0 S
72017024f98163d43c2f77e920560bd3 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap.v
7 g# p f. H. m; }
6ca54cbd04210e471b30aaca343e1966 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_mast_defs.v
4 ~6 w' B" H! w7 j8 G! |1 e
764fcf3fa6ce572a3325f069a591baf6 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_pwr.v
8 N( k4 B9 l. k; T& _$ O1 J0 `
3ffb32cddb6a7e19f9f91e437f7ca59b AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/CM0PDAP.v
% d; V6 x) G+ d b- F
75d1d91ab79ae9e0e044ed1ef71cf03e AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_sw.v
, b. {4 Y" D& O1 v1 }8 P
AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/
" Z% A q, R S6 T, N) y% _% w
AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/
, ]; X5 H% T0 V8 Z6 `% ^
95d54f552eade07ede322600da1f95c3 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_bpu.v
+ @$ t+ N/ K) B$ ]
302c07875f4fc2cfe52c087ca6429cc0 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_matrix_sel.v
" q) A5 b8 ^( o) m+ T
fce226f9ab48e92ff074fcad3dec6728 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_sel.v
) C$ r/ q& ^ i; M
c00549e61aae47696609028230712dd6 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_ctl.v
* `' M8 K' \" ~; E
ed481eab3481c71d4e2dc94531b88a3d AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_nvic.v
! I$ I/ B6 S& d8 N+ o; [5 r
57a19fb958028b39c425e6ac68f882aa AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_top_sys.v
, O a! G$ [+ e
66bc815f02ad900042cec326a6679963 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_dwt.v
4 ~: t" A6 U3 o; [ h/ ]
62d60f5f2bceb3ce3f82e8fcb48446ff AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_mpu.v
6 Q1 X3 ^3 e% c* o
4b054567197e5f54d3bacf492271f4c9 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_matrix.v
" v) O. `0 U- @: j; T+ D
a436b897620bcd65a4f6f7d50345215e AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_top_clk.v
作者:
114142500
時間:
2015-3-11 02:42 PM
thanks! do you have source codes for M0? It‘s very great for sharing the code。my e-mail is
114142500@qq.com
,thank you very much!
歡迎光臨 Chip123 科技應用創新平台 (http://free.vireal.world/chip123_website/innoingbbs/)
Powered by Discuz! X3.2