Chip123 科技應用創新平台
標題:
calibre lvs命令集
[打印本頁]
作者:
minxia.lee
時間:
2008-7-23 04:34 PM
標題:
calibre lvs命令集
本人最近要学习编写calibre lvs命令文件,但有很多命令语句不懂,请各位大大帮帮忙,丢份命令集过来,谢谢!同时本人将与各位分享dracula lvs命令集~ (在另外一个帖子上)
作者:
minxia.lee
時間:
2008-8-1 09:09 AM
怎么都没有人有呢?难道用的人不多?不会吧,这个不是主流软件吗?
作者:
jacky_chiang
時間:
2008-8-8 05:49 PM
//some example
( |2 z, ?* C( T& U& w) C- n: j
8 U+ z" @% s/ j9 S" }
// define variable
8 M3 m! E( S8 P. l
VARIABLE RVM1 0.077 // Metal-1 resistor
5 r5 D/ ` c9 w' |; f
VARIABLE RVM2 0.055 // Metal-2 resistor
6 [1 n8 u2 N9 g
VARIABLE RVM3 0.055 // Metal-3 resistor
" n j3 v: V" c5 Q6 ^, G
4 e; H& o4 Z: I9 |1 i4 _
// lvs option
* Z& N' o5 Y% g+ b0 w/ f
LVS SPICE PREFER PINS YES
R* g% `' W! D0 w) r( |) G& _
LVS ABORT ON SUPPLY ERROR NO
0 r( @* A* }/ S4 ?& ~# g- i5 O" h
LVS ALL CAPACITOR PINS SWAPPABLE YES
# H4 {2 s( O, Y% I. F c) |1 {2 O* c
LVS RECOGNIZE GATES NONE
8 O" o2 M/ b+ t5 d: x) h
LVS IGNORE PORTS NO
6 m! ~# r5 o" U6 @1 x" z: K: T, b
LVS CHECK PORT NAMES YES
" V& O2 X: |7 W) J' A5 d* |
LVS REDUCE PARALLEL BIPOLAR YES
1 l. f) P% y% e8 I$ _. k
LVS REDUCE PARALLEL MOS YES
% h. w, D& Y1 r' D" e5 Y7 I% n/ i
LVS REDUCE PARALLEL DIODES YES
1 o- v* K: W3 }( Y& c% X4 [
LVS REDUCE PARALLEL CAPACITORS YES
/ [- _+ z- l" b) z4 M3 u7 s. R
LVS REDUCE PARALLEL RESISTORS YES
7 A6 ?2 ?- F. S3 j( f) k3 r
LVS REDUCE SERIES RESISTORS YES //Smashes series resistors
& L# u! u* P$ [, N g
LVS REDUCE SERIES CAPACITORS YES //Smashes series capacitors
6 A& B5 p: s; e- m
LVS REDUCE SPLIT GATES NO //Smashes MOS split-gates.
6 D; j) o+ m8 l
//LVS FILTER UNUSED OPTION B D E O
' ]' U" d. {0 q# u/ }
LVS FILTER UNUSED OPTION AB RC RE RG
; P; @( }, y" D: ]1 ~, R! ?
LVS PROPERTY RESOLUTION MAXIMUM 65536 // ALL
* j g* V1 R- k" \" N) v
9 j( f3 D- M0 X* ?! W% r
// layer definition
* q7 Q% j, n, S$ s% W5 x
LAYER DNW 1 // DNW -- Deep N-Well
+ e* R! U9 l& n$ A0 X
LAYER NTN 11 // Native Device Blocked Implant
r" K+ f$ m' t& O1 `& B
LAYER NWELL 3 // NW -- N-Well
# O7 n& F# X0 \: n
LAYER OD 8 6 7 // OD -- Thin Oxide
2 o3 n3 I$ p9 G# h6 M, C+ t
+ @, X; E, t/ L P, V! ^0 N
// layer operation
K8 u! B4 u6 K8 T
rpolywo1 = POLYG AND RHDMY
1 F' w) v* F3 d2 z' j" e
rpolywo2 = rpolywo1 AND RPO
+ W8 g# o. o2 v* ~' P
diff = OD NOT RODMY
1 A2 {9 P h* K% _) R$ x1 q
rp1 = RPDMY NOT INTERACT diff
! B5 j/ G: b5 L9 {& t
p1rdum = rp1 INTERACT POLYG
6 ?0 _) v, T- I/ K6 e
, \/ a- ~9 D& j' A
// connect statement
% C; e/ y3 |. `* F9 }4 C
CONNECT metal1 c2poly BY pl2co
1 d, n- n8 y: W7 _0 @% j3 T3 J
CONNECT metal1 tndiff BY pl1co
1 y( c( Q, r8 E! o& R
CONNECT metal1 poly BY pl1co
( W4 b1 F/ H; O; K
CONNECT metal1 tpdiff BY pl1co
, r2 j* z8 f( H1 Q! D6 L. K, a# R9 O
CONNECT metal2 metal1 BY VIA1
4 l6 [& L4 C$ @4 P0 o
CONNECT metal3 metal2 BY VIA2
; `7 m F& O" z5 G+ _* w
CONNECT metal4 metal3 BY VIA3
7 M+ q8 t3 w t0 Z8 k
CONNECT metal5 metal4 BY VIA4
+ v0 s9 U( C, e6 D, R
CONNECT metal6 metal5 BY VIA5
7 F4 D: @- m6 h
CONNECT metal7 metal6 BY VIA6
0 x# r# w h. b: M2 s; o/ Y7 d
CONNECT metal8 metal7 BY VIA7
8 b4 r, R( S/ _3 v) I/ Y
CONNECT metal8 CTM_M7 BY CV7
2 p( G: f, @, _# \
# s/ H) H+ E' `& S. R
// device definition
4 y+ `, ~/ _& S/ e# T
DEVICE MN(nmos) nmos poly(G) ndiff(S) ndiff(D) psub(B) [
H% w% J# _" J$ S; f& ]$ }
property W,L
! ^9 n2 T6 @' d P4 b1 ~
W=(perimeter_coincide(nmos, ndiff ) + perimeter_inside(nmos, ndiff)) / 2
( G+ s9 Y2 v5 [7 D `& \% Q
L=area(nmos) / W
. ^$ h2 V2 n- J" p
]
3 W% k7 Y0 y1 Q1 ]
( G: w3 @# F0 S8 E
// trace property
' y" G! I7 A' s+ L/ E: }
TRACE PROPERTY MN(nmos) L L 0
$ C' x3 N, x& M1 T+ B
TRACE PROPERTY MN(nmos) W W 0
作者:
summer_hello
時間:
2008-10-15 05:10 PM
calibre help doc上都有。。。。。。。。。。。。。。。。。。。。。。。。。。。。。
作者:
zsf50400
時間:
2008-10-16 05:45 PM
因为你不是中文版的。。。。。。。。。
作者:
semico_ljj
時間:
2008-10-23 05:38 PM
多数能理解,你有什么不太了解的呢?……………………………………
作者:
minxia.lee
時間:
2008-10-24 02:09 PM
我想要一些能系统学习这个编程的资料,谢谢
歡迎光臨 Chip123 科技應用創新平台 (http://free.vireal.world/chip123_website/innoingbbs/)
Powered by Discuz! X3.2