Chip123 科技應用創新平台
標題:
STD Cell Data Prepare 中 wire track 的問題?
[打印本頁]
作者:
hgby2209
時間:
2007-1-17 09:16 AM
標題:
STD Cell Data Prepare 中 wire track 的問題?
Standard Cell 的 Data Prepare 的過程我會去做 axgDefineWireTracks
: F% a+ E. c9 C V$ X7 N
然後再做 axgCheckWireTrack 來 check wire track, 但是做完 axgCheckWireTrack
6 \! r) n- g9 Q% X1 v# y2 X. W' ?' }) `* E
之後卻有如下之 Meaasge:
' H5 p7 U4 X) c
3 R: r* D, p8 m6 Z7 q( r4 Z5 l( ]
******** Pin Access Analysis *******
; @5 d$ d& j8 n& U+ x3 `: Z& o4 o
** # Cell Masters = 1000
9 w5 r1 r1 n* ?# N4 X
** # Ports (logical) = 2500
& V2 ~, ~) i I. H: ?
** # Pins (physical) = 2500
# a$ i$ u' v! H: f [9 }5 q; u! J2 Y) Y
** # Pins with no good access point on Grid (V&H) = 5 ( 0%)
H( E$ i- R* d" W* x
** # Pins with no good access point on Ver-Grid = 5 ( 0%)
5 ^4 I6 S7 h. g$ E% l2 @ x3 @
2 \. y" \8 H$ X; j+ d
請問下面這兩句是代表什麼意思呢?
1 H# f) i+ }. _; D- z' d3 z7 J1 {6 V" W
** # Pins with no good access point on Grid (V&H) = 5 ( 0%)
! Y$ t2 B8 k- I0 o
** # Pins with no good access point on Ver-Grid = 5 ( 0%)
8 L# Z7 B+ z' m* W, d* C
: f! n/ G9 c/ R6 H2 B+ @4 |5 M+ j
若是代表有錯誤的話是否要 Fix 呢?
歡迎光臨 Chip123 科技應用創新平台 (http://free.vireal.world/chip123_website/innoingbbs/)
Powered by Discuz! X3.2