標題: C-to-RTL compiler touts full-chip design [打印本頁] 作者: masonchung 時間: 2007-2-13 05:42 PM 標題: C-to-RTL compiler touts full-chip design By Richard Goering - K# N) Y6 V3 t" D0 Z. _" L1 W1 J % @3 t# P8 B& H& T! pCourtesy of EE Times " U9 B2 j* w# m; T% ]5 u; Q- o3 V
(01/08/2007 9:00 H EST) / w- W- M/ L. m+ q% C2 I* e9 G: V. m
0 V# R0 ^8 z4 n K. CSanta Cruz, Calif. -- Most C-language synthesis offerings implement algorithms or data path blocks, but startup CebaTech Inc. is taking a different approach. The company this week will roll out the C2R Compiler, a C-to-RTL compiler that promises to generate full-chip designs. . f0 A3 T$ {& n# x" E5 C: X+ |6 r$ J$ l; _( h$ ^7 W$ a+ b$ c
8 l; O) y6 O) O; L5 z, L- NThe C2R Compiler generates synthesizable Verilog RTL code from untimed ANSI C code, and also allows functional verification in a native C environment. To that end, a subsequent version of the compiler will also produce cycle-accurate C code. But there is some work involved--the compiler requires a designer to define an architecture by "structuring" the ANSI C code. # ]$ e+ O# Z6 r0 E7 C; X+ J% r9 n% [& |3 ^/ m+ Z
) O* p0 k9 G4 Q' L1 l' b0 e
CebaTech (Eatontown, N.J.) intends to provide both EDA tools and silicon intellectual property, and is using the C2R Compiler to design its own IP. CebaTech is currently designing a 1-Gbit/10-Gbit TCP/ IP transport offload engine, intended for introduction early this year. 5 A! }+ s9 l. Y* y8 { - Z( K; J4 K! B" e Y; w: x. A8 }/ Q % o! J$ h- z% F" ZSherry Hess, CebaTech's vice president of business development, said the C2R Compiler has been deployed at three beta customer sites and is ready for production shipment now. There are no tapeouts yet. 8 N1 M" r' @) y( W% W, l ! F& u' \& d! R8 O. e; z: r 8 O3 Y/ f. E' ?: v! _$ K"The sweet spot for the compiler leans to very large system design," said Chad Spackman, CebaTech's co-founder and chief technology officer. He said the company is targeting architects and software developers in such areas as networking, image processing and wireless telecommunications. But that doesn't mean that hardware design expertise isn't needed, he said.: [6 x0 m: d% Q( I/ q: a
) I6 D! N, A: ^+ ]6 r \' x" C* F) l7 e$ H9 H5 W; ?% ?" ^2 }
"Through experience, we have proven to ourselves that it's very necessary to have a hardware-aware person help direct the architecture," Spackman said. ( d, A O( u M( Y: L
0 r) L+ f2 c& k( { 1 V+ p* c' A& a! W% m ASpackman believes, however, that the C2R Compiler can completely replace RTL coding, and that's the approach CebaTech is taking with its own IP. "The design we're doing in-house is full-chip, and there won't be any hand-coded RTL," he said. Further, he said, the C2R Compiler can ultimately replace RTL simulation by offering verification in a native C environment. :ar0140 % H2 P0 d: l1 b3 K+ ^+ u$ y6 F2 b7 B4 F& ^- r' f
& x/ M; F8 z0 U" |: r! R# \
One claimed advantage of using the C2R Compiler is much faster design entry. The compiler can be five to 10 times faster than hand-coded RTL, Spackman said. But the real win may be in verification where, as CebaTech claims, C-language execution can be 1,000 to 100,000 times faster than RTL simulation.) F, Q: ^" S+ X2 u+ y2 \8 i% C- W# x
) x2 _+ g$ n6 _& T( B8 a0 _3 W+ r
4 X2 q- T0 v/ P6 v* }As always, there's a trade-off in the transition from hand-coding to automation. "We're seeing about a 10 to 15 percent area hit, but that can be very easily controlled by the designer," Spackman said. 3 j1 d6 s) c; S; [9 W" A
* R7 z# [6 F" W& U h% _# v
1 A" Q3 B& \& v0 \( o. w; h
Starting with a release in the second quarter, the compiler will generate cycle-accurate C code alongside the Verilog RTL. The compiler is available now for ASIC and FPGA designs, starting at $145,000. 4 [/ G7 Z5 C, K 1 ]8 T% b% B7 g1 e r. r : J5 o' T# z! {http://www.dspdesignline.com/products/196801900 & I. z4 G5 i3 c+ U: Q! L 4 R3 w' J. u0 _ d k$ D, W3 M& K[ 本帖最後由 masonchung 於 2007-2-13 05:55 PM 編輯 ]作者: masonchung 時間: 2007-2-21 05:31 PM
各位大大不知對此種tool 有何看法？ / | }/ x% k3 F" v1 m6 s$ A / S2 ?2 i" m8 p6 X+ p5 [是否將來的RTL coding engineer 都得改變策略,開始想系統架構和演算法了呢?作者: henrylai 時間: 2007-4-26 09:49 PM
大概兩年前就聽過類似的概念 # D8 Q0 O1 q- i2 W大都是高階語言會取代HDL Design' H( u. m3 v" R9 p: B$ ^" X, F
但是到現在 看到走的方向也是如此 不過不是高階語言--> ASIC% B0 p3 k$ e ~0 S
而是利用高性能CPU加上C 取代一些原本是硬體做的事" f$ p# `- |, i: m: K+ z$ D2 L# [ K
; v0 {" k' z! L# V! c4 ]
( r1 J+ ?5 {/ l2 k5 s1 K) W) o
未來這種情況應該會越來越明顯 ' S5 p5 o$ u8 [& k% j! {在國外RD team的 軟體工程師人數的增加也是一個佐證作者: masonchung 時間: 2007-4-26 09:54 PM
所以ASIC工程師都要開始學 Porting 程式了嘛- V2 A2 s! y9 s9 N' K; f0 k
henrylai 大大 對哪種高性能CPU比較熟嗎?
