身為IC設計者，我面對的最大壓力？

chip123

8月中旬有兩天整以「如何搭起設計除錯與結果分析之間的橋樑？」為主題的IC設計研討會，如果部分會員們有意參加，在那之前何妨先來討論討論如何？

1 X  x! X2 I+ y- V, ?- Uhttp://www.maojet.com.tw/Events/index.asp?Page=1
$ X0 A6 p3 I! q" u. X4 ]+ ~
引言回覆:
IC 設計的大小與複雜度，對於產出良率與產品上市時間影響甚鉅。設計者除了要面對更為嚴苛的設計工作之外，還必須同時承受時間上的壓力。
% }; m& U) F4 ~+ ^+ `- X* h* I2 Z5 T
即使運用現有的分析工具，在設計除錯與結果分析之間，還是隱約存在一道看不見的鴻溝。就算是針對 Spice 模擬工具的需求，將解決方案與看起來 “還算不錯” 的波形分析結合在一起，依舊不能有效消弭這段差距。完美整合的 “最頂級” 解決方案，不僅使用容易，更可支援以下三類資料的分析作業：模型建立（Modeling）過程中所描述之模擬、硬體量測，以及系統階層。

* K4 g! ^, G% ~! K3 }' m_________________
  B& i& ?, ~5 t& C5 k$ m/ t. ~鏈結IC創新價值鏈，擴大IT市場同心圓
論壇需要大家踴躍的參與才能不斷的發展
3 J5 V9 A: |+ U+ z4 \  |4 @休息是為走更長遠的路，回覆是發表的原動力

masonchung

壓力有部份來自EDA跟不上製程進化的腳步
* g  R& {6 `; V0 N更新EDA太貴,只好冒險用舊版的EDA TOOL
或是Gate-count太大,擔心目前的EDA無法勝任最佳化的任務
例如 90n 的製程 到底要搭配啥版本的Synthesis和Layout tools?
6 P# F  t2 v7 _; `, J( w! P有誰清楚呢?

ryanchen

這個問題還真的不是三言兩語就可以說完

其實與其說是壓力, 還不如說設計上遇到的核心問題是如何讓模擬的數據更貼近真實的情況
比如說多 channel OPAMP output buffer 如何能保證輸出電壓的一制性?
如果是單純 pre-simulation 看起來是會一樣的
0 p+ ^. ~! r/ d* S5 c但如果考慮真實的情況, layout 怎麼 lay 才會 uniform ? 單顆 OP 如何擺 ?
不同 SLOT 又如何保證 uniform?
6 z' N, I9 R. M6 k9 u或許 EDA tools 看可否加入製程參數的變異係數下去跑, 以類似統計的方式來看大致上會落在哪個區域,
7 u# p6 @, ~+ Q這方面就得 Foundry 是否願意提供這方面的資料了 ( WAT ?)
  J- {6 a; V" D2 n+ I8 B2 }& U6 L小弟想請教大家一下, 這樣的構想可以實行嗎? 若有的話如何去做呢?

tommywgt

我認識的一家service company還在用Apollo layout 0.13的ic, 超猛的, 根本是靠經驗在做事嘛...

masonchung

太猛了吧
4 x( \; E  D$ g# O  ]GUC 還是 Fararday?
! p2 W& w$ q; d) W! [' L, q  m' {( fApollo是.25時代的 後來不是改成SE 和ASTRO了嗎?

tommywgt

一家不太有名的公司啦, 名字還是不要亂報好了
astro是apollo的下一版
SE是cadence出的...二個不同家

[ 本帖最後由 tommywgt 於 2007-2-11 03:49 AM 編輯 ]

tommywgt

3樓的大大
, T4 v) K/ c+ D  {. Y0 \, P& l你的問題要不要去ANALOG區PO看看
我是做pure digital的...

jimy

那家會不會是創X啊?
1 C6 ?1 w/ g3 Hpupu 土法煉鋼

tommywgt

回到原本話題...
& X$ ], K% j3 o1 w8 e4 |身為IC設計者，我面對的最大壓力？

應該是回家面對老婆或者是女朋友(要加個s嗎?說不定老婆也要加個s )吧....哈...我來搞笑,

yhchang

主要是要克服 高層的腦袋所思維不合理的 Tapeout Deadline吧
一個新製程  居然壓 3個月 做出來
& P/ u2 a" w' R; E2 I& H' J真是虧 董事長想得出來
3個月後 連LAYOUT都還沒開始動工
: Y0 D, b0 \6 L" P5 r8 c2 q最後一共DELAY了半年

innoing123

(20130422 08:25:47)現代人生活忙碌，常常轉個身就忘記剛才要做的事，或者是注意力無法集中。這是因為生活壓力大，或是大腦同時要處理的訊息太多，所以造成短期健忘的現象。短期健忘只要適時紓壓、調整心態情況就會改善，但真正的失智與健忘有怎樣的區別呢？記憶力退化的人，是否也會有罹患失智症的可能性呢？4月28日熟年誌特別邀請天主教失智老人基金會社工主任陳俊佑先生到西門町的Somebody cafe，與您分享如何自行檢測並預防失智，讓您知道失智症是否已經找上您！本次講座規劃限量贈送大腦保健體操ＤＶＤ及照顧者使用手冊，歡迎讀者踴躍參加！
& K( w  z+ R/ y# n) l
+ c" p( M* M8 k  w6 G主辦單位：出限文創有限公司&《LifePlus熟年誌》
協辦單位：天主教失智老人福利基金會
6 {- q$ N, E7 `* d# E0 ]聯絡電話：02-2311-2371
% A- i: N8 m5 ~0 A1 M1 ?$ d  ]# s活動地址：108台北市萬華區西寧南路131號2樓(Somebody cafe)
活動網址：http://www.facebook.com/SomebodyCafe26
文化部指導

訊息來源：出限文創有限公司

ritaliu0604

客户 IC设计公司
地点 Shenzhen

/ y$ Y" Q3 z$ g; U9 ^职位描述 Responsibilities:
1) Provide support and trouble-shooting to designers for EDA tools.
2) Help to construct customed in-house analog and layout design flow
, Z+ V! Q. m, B1 K1 }3 B3) Maintain and update EDA tools for analog and layout design.
! y+ l; h2 e! P# L" M* c& s4) Help designers to use new features in EDA tools, or new EDA tools.
1 ?# ?$ E3 {- G- w6 g4 N" [; s: E5)Maintenance of PDK and all design librarise
, [* F& z& b8 f4 n* t
  {% i0 t( n0 F职位要求 Requirements:
5 A& h& G+ {* c" M9 |1 [6 r% [1) At least 2 years of CAD or IC design relative work experience.
2 H% {2 m/ r$ E2) Capable of using C language, Cadence Skill language and Perl.
1 m1 @- `( w0 `6 h- h! i' x3) Familiar with EDA tools including Hsim/Hspice/Spectre, Virtuoso and Calibre.
6 q: \2 V0 u& c4) Familiar with analog and layout design flow.
5) Familiar with SOC design flow is a plus.
* F* O" Z- r- q1 A6) Experience of circuit design or layout design is a plus.

ranica

CAD Engineer
( B4 A& x+ g8 ^# \+ z/ i, t# i# d8 N- j客户 IC设计公司
地点 Shenzhen

4 B& @1 `6 _$ [9 @( vResponsibilities:
# A  V6 v( K: r2 R* t# b1) Provide support and trouble-shooting to designers for EDA tools.
2) Help to construct customed in-house analog and layout design flow
3) Maintain and update EDA tools for analog and layout design.
5 x6 r) R" C, B0 R$ F  B; V' t" S4) Help designers to use new features in EDA tools, or new EDA tools.
  O% k7 O+ G, b  q, ]; u5)Maintenance of PDK and all design librarise

Requirements:
$ ?% Z( b7 N( M2 I- a3 Z1) At least 2 years of CAD or IC design relative work experience.
2) Capable of using C language, Cadence Skill language and Perl.
  w0 }! D1 _( d( H, V# x& u3 |3) Familiar with EDA tools including Hsim/Hspice/Spectre, Virtuoso and Calibre.
; {' E6 p. m$ C! v4) Familiar with analog and layout design flow.
; I5 R1 ~0 `7 o8 X8 X0 r5 p9 M5) Familiar with SOC design flow is a plus.
9 x% O- W: p! |; O6) Experience of circuit design or layout design is a plus.

ranica

电路设计工程师
1 d7 r' B! F# [# C客户 High
地点 Beijing

工作职责与具体内容：
负责模拟/定制电路模块的设计，包括电路设计，仿真，版图规划和布局并指导版图设计，提供模型，流片回来的测试等。
: P! q9 x0 T4 z) T# [6 n
职位技能要求
2 V* b0 }3 L' [  e·熟练使用主要的EDA工具，如virtuoso,hspice,hsim,spectre等；
0 t. D/ e$ S5 Z& s·有以下IP（其中之一）设计经验并成功留片：PLL，高速IO，ADC，电源管理模块，SRAM；
3 J/ P% B8 i1 W, Z+ j6 ^+ e1 x·良好的中英文交流及文档书写能力
·具有良好的分析问题，解决问题能力及团队合作意识；

7 p; m; r. l! D3 z工作经验
9 O7 f6 Y" s" p9 w& M; Q+ z2年以上工作经验, 具有扎实的CMOS基础知识
& Q- D/ ^9 i  J4 t, u. [
5 w' g! K( [$ k学历/专业
; e, Y2 f  R, n9 e/ N8 S% T% _- kE.E硕士学历

ranica

Staff PnR/CAD Engineer
, F1 D. i$ m* F. y. _$ N% p0 A, D' n公      司：NO.82-A famous IC company
: ~2 _! X0 J' e7 R5 @工作地点：上海

+ T& ]! r4 R9 J: e' z8 ^Responsibilities
1.        IC Place and Route for designs up to a few million gates in deep sub micron technology, with advanced low power flow; Timing, Power, IR drop and Noise analysis
6 t2 p% c, p2 o% K6 V$ l2.        DRC/LVS command file, rule deck and chip tape-out handling and support;
3.        IC-CAD tool and design flow support
! ]6 f8 w4 x8 D% m
Mandatory Skills
1.        Place and Route in deep sub micron technology; timing, power, IR drop and noise analysis
( I9 T( G5 R- B: h# B" P+ Y/ o) ]' m2.        In depth understanding of IC layout and command files, IC process flow
3 e+ q: @/ {/ z& J7 Y; I3.        Good knowledge of Linux/Unix and ICCAD tools
0 ]# v- M; Z, M4.        Good knowledge of digital and analog IC design flow
5.        Scripting language and file/database conversion techniques
6.        Fluent in English

Preferred Skills
1.        IC hand-crafting layout design
2.        VLSI design and verification
' z1 F( e- Z# b8 j. z3.        Library design and characterization
: I( w! m: t% X1 A, p9 P8 z9 ?
Education
University Degree of Microelectronics, Electrical Engineering or Computer Science,
Master degree preferred

! E$ j7 f+ C2 a0 j, bExperience
' n& h0 C4 ~# c0 [8 H/ \  P8+ years of working experience, 2+ experience in US or Europe based ICCompany.
& l( r% E1 N; P  v: M$ h3+ years of experience in Place and Route
1 V. U9 q1 q$ j0 q8 a& K3+ years of experience in IC-CAD, CAE or tape-out handling

ranica

CAD Engineer
公      司：NO.25-A famous IC company
7 h" ~  Z# D" x  m, r( O工作地点：上海
6 ^& A+ B( A4 r2 F; R
; U6 P# t8 C+ i( i, y  F+ ?Job Description:
* y' ~7 H" V4 H2 p( @Provide first-class system administration services to engineering community
Install software, apply patches, manage file systems, monitor performance and troubleshoot users’ login
) a+ q6 d' X: h8 `environment.
( }9 @. s1 @, r( F4 G6 ]7 rPerform system failure analysis and recovery to insure consistency and integrity of file systems.
' e) v  D+ D% [Set up and configure hardware and software for user workstations as well as enterprise servers.
0 c( g' d% p% c0 |8 lAutomate administrative tasks via scripts and cron jobs
Liaison with vendors and support evaluating product procurement.
Support main stream EDA tools’ user interface
0 [7 U" v3 _: J0 ]
Job Requirements:
BS degree in Computer related field
+ G+ Q( T, n: y# i: R( T3+ years of relevant experience
: P' m( v) D4 f& g* V' HHands on experience with scripting and NIX operating system
Proficient with CAD system administration tasks
Knowledge of X-windows programs (VNC, Exceed, ..) and file-sharing utilities (SAMBA, ftp, ..)
Excellent written and verbal communication skills
" a+ A7 s& Q/ [Fluent in English
* m, \' c8 j5 E# [& a6 Z$ p" ISelf-motivated, team oriented and professional ethic

ranica

CAD Engineer
! F* z5 j( e$ E  }( T' c3 W
' t/ }0 |4 x& T( E2 w! k6 }1 U+ H3 u公      司：NO.25-A famous IC company
工作地点：上海
  D" m) Z, [) X  ^& N$ \/ `
Job Description:  
Provide first-class system administration services to engineering community  
Install software, apply patches, manage file systems, monitor performance and troubleshoot users’ login  
1 j# P9 ^& X+ B( d6 o7 xenvironment.  
* i+ R' G- s6 v& N8 @+ d6 ZPerform system failure analysis and recovery to insure consistency and integrity of file systems.  
' n5 o0 Q* K2 {% a  A! s6 _; K7 {2 JSet up and configure hardware and software for user workstations as well as enterprise servers.  
) D8 n! N; o$ x/ r5 WAutomate administrative tasks via scripts and cron jobs  
Liaison with vendors and support evaluating product procurement.  
Support main stream EDA tools’ user interface
3 z0 J7 A* |# ~: E) K( z
Job Requirements:  
2 h9 G7 o% k, J& HBS degree in Computer related field  
3+ years of relevant experience  
. E% ^4 v5 I- l( k$ `0 f& |Hands on experience with scripting and NIX operating system  
7 Y: Q# m. u" yProficient with CAD system administration tasks  
Knowledge of X-windows programs (VNC, Exceed, ..) and file-sharing utilities (SAMBA, ftp, ..)  
; y$ j- v. Y9 Y  R+ r( f. M6 NExcellent written and verbal communication skills  
Fluent in English  
* W" n* ]- @1 w. L+ F3 S" LSelf-motivated, team oriented and professional ethic

ranica

Lead Implementation Services Engineer（Shanghai）

公      司：NO.73-One world top EDA company
工作地点：上海
, f, H0 N% ]! h
8 O" J4 }( @5 x% q) k! ^职位描述
; X0 A* C- l2 B7 h! l+ I) z# @1.Ability to handle large sized design implementation tasks & architectural tasks alone.  
2.Ability to assess Customer''s Design environment, to understand his application needs & to build new Design environment based on specifications & available Cadence tool technology.
3.Ability to acquire a basic understanding of the (services) business environment of Cadence within 1 month.
; Q6 \- w. f/ _" }4.Working on multi person projects of varying complexity, working especially in a multi-site/multi-cultural project. The latter requires good communication skills in English.  
5.Feeling responsible for technical delivery as well as business development & opportunity creation. Behavioral competencies: Teamwork; Customer focus; 6.Accountability; Communication; Coaching & feedback; Employee development; Leadership.

; j$ e; _( h, B" T( H0 a: i职位要求
1.BS degree with 10+ years of applicable experience, MS degree with 7+ years of applicable experience in electrical engineering, microelectronics.
8 I; Y6 x' o; n; y2.Essential that the individual demonstrates strong communication, verbal and written, and project management skills.
3.Requires good communication skills in English.

ranica

Staff/Senior CAD
& Q# b# G' l: r. {  x$ i公      司：A famous IC company
, F( ?- e2 |# v: x4 v8 b工作地点：上海
6 g& ?, a8 U0 D" J% _) S) M3 ~  m% m
" t4 M  O4 p  C; F/ I+ fJob Duties:
The candidate will collaborate with Sunnyvale CAD team to support Shanghai design center.
8 [  I  Z' n6 y" O8 }1)         Industry leading edge ASIC design flow and methodology development
2)         Design tools/script development to improve design automation and productivity
3)         EDA tools evaluation, license set up and upgrade
; x2 ]6 t  k& R8 t- F4)         Work with EDA vendors to solve design flow or tool issues
5)         Design database management and maintenance
# u& r2 A5 J6 G/ @! h$ @3 J. I6)         Local engineers working environment support and Linux/Unix servers/system support
3 h$ F  W2 ^- D
( p; Q! h& ~. o) iQualifications:  
-           Experience on CAD support for digital/analog/mixed-signal IC design
! w- L1 l* p8 N' U: h-           Familiar with IC design flow related EDA tools (Synopsys, Cadence Mentor, etc.) setup under Linux environment
-           Working experience in license set up for EDA tools, version control tools and bug trace tools
-           Excellent script languages skills for internal tool development, such as Perl, Tcl, Shell, Skill and Python
8 _8 [) a! r7 r% f6 e-           Experience in Pcell development is a plus
-           Customer oriented, good communication skill
-           B.S. Degree or above in Electrical Engineering or Computer Science. Major in Microelectronics is a plus.
1 R0 M  u& @4 D: m6 ]& V-           At least 3-5 years CAD experience in IC design company
-           English language skill in writing and speaking.

ranica

CAD Engineer

& O+ {# R8 ~. X公      司：IC设计公司
. D$ m: H5 J0 r4 `& d, ~& G  s% B工作地点：深圳
9 n6 E6 s7 v4 G! E; J+ C
. I2 o9 `1 k& ]# H6 QResponsibilities:  
3 l7 P8 G8 r/ u% \, p5 v% z1) Provide support and trouble-shooting to designers for EDA tools.  
8 D% d; Y$ O% S1 s- b! U2) Help to construct customed in-house analog and layout design flow  
0 x! {- p/ j% Z4 m8 ^2 {% s- i3) Maintain and 修改 EDA tools for analog and layout design.  
0 e8 O  c( y' F4) Help designers to use new features in EDA tools, or new EDA tools.  
3 V& Q" X% B% _4 p: _* K5)Maintenance of PDK and all design librarise  
  O" h  q: m9 h& P) G; p3 a2 R6 o  
Requirements:  
( V/ T+ g. r1 Z- }) W* J/ f1) At least 2 years of CAD or IC design relative work experience.  
2) Capable of using C language, Cadence Skill language and Perl.  
3) Familiar with EDA tools including Hsim/Hspice/Spectre, Virtuoso and Calibre.  
# d1 C8 V$ p5 \  x, l% U4) Familiar with analog and layout design flow.  
* u) s. C& I; w5 C7 [. n  \& T5) Familiar with SOC design flow is a plus.  
1 q1 p$ D: }% y' M; J- R8 m& N, y6) Experience of circuit design or layout design is a plus.