TSMC "Silicon validated platform for TAG Design"

atitizz

# g; ?; S2 h: Y+ p+ F% ~
一個超低功率的 EPC C1Gen2 標籤  楊悟銘 博士，台灣積體電路製造股份有限公司  12p

6 ?2 ~3 }, a+ H! z7 j" h6 jOutline
5 a. k% F2 z) L, {RFID System Design Methodology
TSMC Ultra-Low-Power Platform
RFIC Chip Architecture and ULP results
Conclusion
) N3 X* S' G+ N8 G& }. D
( _) M5 e( G* V

遊客，如果您要查看本帖隱藏內容請回復