|
Moving 3D ICs into Mainstream Design Flows
; F/ v9 O4 t2 u& d+ E cChi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence
- u; A3 z3 l0 q$ _; _- Z* d- O
* F3 Q! u: O) J |" z: pVolume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows.
% h/ ?& Z0 F0 s8 ^) i* b7 ?4 O# J- D# B
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.
1 y7 }7 o: T, K4 a: x3 i0 [& v0 M. Q
6 X. S6 L" P1 i8 FRead more |
|