Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3851|回復: 2
打印 上一主題 下一主題

Configuration Management Engineer (Digital IC Design)請進來交流!

[複製鏈接]
跳轉到指定樓層
1#
發表於 2011-7-20 12:12:57 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
招聘公司:A famous IC company+ e) }! s1 A. h& S2 h
招聘岗位:(Senior) Configuration Management Engineer (Digital IC Design)
7 S% t( {5 z! W. n' ~+ P5 N工作地点:Shanghai
0 G1 s+ s. z0 `9 ?
( T$ Q3 e* T- R6 V岗位描述:
3 N& f, d. M" M6 p+ h: bDuties · Do database management/configuration management to support Digital SOC product development for mobile phones · Administrate Clearcase /DesignSync · Administrate change control and bug tracking tools · Do linux/LSF compute farm/ CAD tool first-level support to Digital SOC design team and interface to company IT/CAD organization · Take charge of CAD investment request consolidation
6 z8 {% b4 p0 y1 n2 F$ n  T6 v5 f: c0 F6 q) _* S
职位要求:
, h0 L6 s  y' SRequirements · B.Sc. degree or above in Semiconductor, Electronics Engineering areas · 2 years or above experience in Clearcase/DesignSync administration and configuration management in Digital IC Design domain · Good knowledge of digital SOC design is a big plus · Good knowledge of linux, LSF compute farm and script writing (e.g. C shell, Perl) · Good communication skill, will have frequent communication with foreign teams. · Good written and spoken English is mandatory. 1 @3 {% y0 K3 [
1 F* l& x) h2 L
能者與意者請email研發簡歷與chip123聯絡。
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
 樓主| 發表於 2011-7-20 12:15:58 | 只看該作者
招聘公司:A famous IC company
' ~! G. K8 b  s7 E" T- d) p招聘岗位:(Senior) Digital IC Design Engineer (FE Design)
6 d+ u6 L5 e0 Y- v1 r8 K工作地点:Shanghai
0 J. f; g. b8 U3 q7 y
$ f; k# i; X% d2 x0 f岗位描述:
4 n7 s3 J' `% q4 R9 x% l7 ADuties • IP design and support for digital baseband of cellular phones • Digital SOC design and integration for chips, M, C% c) D/ P* {; N3 _' E
, z, O1 R1 }+ J
职位要求:
" R1 X5 Z  k1 r' r0 l  F' z9 g1 YRequirements • B.Sc. degree or above in Semiconductor, Electronics Engineering areas • 2 years or above design experience in industry • Good knowledge of design flow including documentation, VHDL/verilog coding, code check, equivalence check, synthesis, timing analysis and RTL simulation. • Good knowledge of AMBA AHB/AXI protocol is preferred. • Good knowledge in UPF/IP-XACT based design flow is a big plus. • Hands on experience in digital IC design EDA tools, such as NCSim/Questasim, Design Compiler, Formality, Primetime etc. • Good communication skill, will have frequent communication with foreign teams. • Good written and spoken English is mandatory.
3#
發表於 2012-4-16 11:36:53 | 只看該作者

Staff Engineer for Digital MAC Design

客户 A famous IC company- q) @  k2 N' q8 z
地点 Shangha2 O9 h: u2 O* K
& G/ v  j- i2 k, Z! k- O. h
职位描述
. K; s- G; k) s! eWe are looking for a person to join a design team to execute a state-of-the-art IC design project in the wireless communication field. Candidate must be familiar with digital IC design flow with a proven record of design and verification of a complex design project that led to successful silicon. Proficiency in Verilog is required.9 O8 v, T9 W* A8 t
) A9 P( M; R* g5 }+ L+ ~# N
职位要求3 R- u" [8 K& r2 G8 x
Requirements:
+ N* u' i$ z6 G/ q5 l; }Experience in the following areas of expertise is desired:
6 z, _8 Z8 Y8 L7 @8 B  ?Wireless media access control (MAC) design experience would be highly desirable9 ^5 w5 S) d5 l) a, `: w# {0 y
Knowledge of TCP/IP and DMA Offload Engine design experience will be a plus" s0 S$ h9 E: U  ]9 M3 G/ s- l! P
RTL design, verification, and chip integration 7 j( m; Q& S. v+ W% k
Experience in the following is beneficial but not necessary requirement:1 ?2 e0 [' Q" D  l5 u: F5 M/ b. X
Communication systems and RF systems/ m5 I) Z5 ^# o. y5 @3 G
Familiarity with wireless communication systems and standards (802.11b/g/n and WiGig)
8 O& j9 h* q; p9 q1 EKnowledge of interface protocols such as PCI/PCIe would be a plus
- P# A/ q0 z4 h! k: u, o* C! I' ZFPGA design flow, testing, and emulation bringup
+ r& R6 F* f  ^& y 9 H8 B' v( ?$ L/ R/ f; D
Other requirements:
: @* z' Z% w( U. \9 v  FFamiliar with design and verification languages, EDA tools and ASIC/SOC design methodology
' B* V6 P7 G9 b& n; j8 o9 i  n) QGood script language skill, such as Perl, Tcl and Shell;
* v9 i3 D. @* |5 A1 R) sGood written and oral communication skills in English; 5 E; W4 g" @1 L. S
Good Team player
# d8 I- k5 E& u" ^' kCandidates must have MSEE degree with at least 5 years of experience
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-11-16 06:36 AM , Processed in 0.160009 second(s), 17 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表