Theme: Energy and Variability Aware Circuits and Systems
# l7 }2 S+ E5 _! Q/ k/ y
8 E: i2 k) y! u+ T3 i; SThe continuous scaling of devices technology has introduced drastic variation of process and design parameters, which lead to severe variability of chip performance in nanometer regime. As uncertainties due to process and technology variations are expected to increase in each generation, it will have a significant impact on the chip performance as well as the reliability and yield. Another challenging issue is the high power consumption due to excessive leakage power and higher packing density in nanometer integrated circuit and system design. * V) k) O) z% C6 X' B
As a result, circuits and systems are often over-designed to compensate for these uncertainties and variations. These over-designed circuits and systems not only will increase chip area and power consumption but also make timing closure, matching and optimization difficult. All these technical challenges will inevitably reduce battery life in portable applications and impose greater challenges in cooling and packaging in non-portable systems. 9 p" t) x% L2 @/ i% p0 k$ P
This Chip Design Competition aims to address some of these complex issues, improve the chip design productivity and develop new design methodologies, novel circuits and systems to circumvent variations in process technology and power/energy.
" U0 e! K4 `7 w' t
, H7 L5 U; u5 {9 C% a2 i; vPrizes and Certificates:+ A7 n9 E I+ d, m3 |6 h" }, [! V
A total of 10 cash prizes will be awarded, which comprises: 8 f# P5 s9 _% [0 |5 c K7 \
| 8 G" @* {. p, a' _$ A
One gold winner S$10,000 Two silver winners S$6,000 each Seven bronze winners S$3,000 each |
|
|