關於ESD input and output pin 保護電路設計

wes777

Per my experience ,Diodes + RC-Control , inverter and PowerClamp is better for out pad
Generally speaking ,the root cause of ESD failed is from below.
- h& X' ~( e1 L1 z1 x( L9 I. I4 f<i>clamp NMOS's ability.
( v4 F0 Q4 _# l7 a& W0 S<ii>clamp NMOS's turn-on rate.
<iii>Not follow design rule.......................
% s+ i( Y% D% V# t& x5 g+ D" uAs we know ,RC-control is to keep clamp NMOS off when IC is on normal operation.(us)
When sufferred ESD pulse(ns),GGNMOS be turned on by coupling .
- N. S# t: d8 Y6 Z; @3 jIf adding inverter between RC and clamp NMOS,it will speed up clamp NMOS turned on.
Just for reference !!!

averyer

謝謝大大的分享~更加了解esd的重要性

despair

如果在輸出端加CDM，那輸出端的ESD MOS等於白做
+ F/ V& S9 d2 v7 N- r
" J% V8 q, g& d! k7 n8 z7 d" ]一般CDM diode size相較ESD MOS size來說小的多
& c+ o* w" v6 d8 J" }) W/ F如果同時加上CDM diode，肯定會先死在CDM diode上。

vincentron

谢谢诸位的分享，

chrish2012

回復 20# ihcnqkm
& [9 r* i# Q* l3 {: w3 Q% g" \7 }
, b3 \# H" g( |+ {) w
9 ^0 D& K" ]: \" Z' m* J- C$ _    很有用啊 ~谢谢各位的提点

tuza2000

学习学习！！！！！！

sxb841018

学习了，谢谢大家啊~~~~~~~~~~~~~~

szona44250

感謝大大的分享，受益無窮
' l2 U1 ~9 ~2 V7 C0 e7 Q
謝謝