|
A top-down design approach in IC industry comprises of three levels which includes:
8 ? K: h& f' V8 ~5 ]IC design (circuit-level), model / device(device-level), IC process technology(fabrication-level).
% h7 f2 r* n( M8 z/ yOn the circuit-level,
* c6 \* R$ _& X: i9 X. a3 A" k( fa compact model provides the external terminal electrical characteristics : e$ g: u; j3 J1 B+ e+ b
resulted from the mathematic expressions of an electronic device.
* K3 C7 w: S; s8 S+ M+ j( V/ O, OThe external terminal characteristics (Pin Characteristics) includes terminal voltages, currents or charges, " R0 B2 n t. ~
are featured as the input and output ports values.
3 r; R! \3 M2 S, t# bThe unknown ports values of a device are solved by a simulator when performing circuit analysis.6 U4 o8 _% f8 b/ R
After the structure and behavior of the individual compact model is specified, the description(structure and behavior) are
! o9 W+ `, J- ]& D. Nsubmit to the simulator. The simulator employees KCL and KVL to create a set of nonlinear equations. * z( m/ `, O; j r2 o
The nonlinear differential equations are not solved directly, but with approximation and iterative methods. Under certain 1 P4 r% x+ Y1 {9 j0 c, }( I4 l
approximation, the equations are solved with the Newton-Raphson method. The solutions are equilibrium points of nodal analysis.+ `: i: t& a. Y1 I: v
IC design engineers work on a higher abstraction level than the device(transistor) level.
+ r0 p6 d6 y' @6 f0 J) @In other words, transistors are the primitive components in the eye of IC designer. w) u9 T3 t. e. X/ M. K5 v
A virtual symbol is the representive of a real device(component).% M# e r( a( j
For instance, transistor's compact model is seen as a 4 pins symbol.
0 D( W6 L( [9 RIn Advanced Design System(ADS), three design types are allowed: schematic, symbol, and layout.
& s% T. b' X- FThose designs can all be stored in a small containner names "cell" and a big containner names "library". 2 I4 D1 Z. @- v/ [3 x
IC designer works with the connection of some symbols in a schematic. N1 H1 p6 T* \4 j
Each symbol represents an electronic device (component). , @. N4 j1 }4 C& Q9 n" I" R
' e6 V' |, X' n( d F3 r
# _1 B0 N: L# {4 k% V# d$ K7 F+ w
6 H- W7 c: K; F+ f1 J& |
Little knowledge of a device's internal structures and behaviours are required for IC designers. Because a device works as a funtional block. In stead, a device's external structures (connection) and behaviours are of concerns. u9 o$ [- s% F
On the fabrication-level,
3 h8 M2 O( B# v. k) {8 M( {a compact model has the internal description of the device characteristics by means of a set of physics-based expressions with
v) }: e; c5 G! B+ rtechnology dependent model parameters. The physic-based model parameters values accounts for the actual behavior and properties ! D; X5 n( l3 D3 c; b3 \: r0 g
of a device are defined by its process variables such as: geometrical dimensions and doping profiles.
% m* K- n4 e8 e: ]The true parameters values need to be carefully measured by the experimental setup of device characterization. ; ]4 ~ n( o" T" y& @
Accordingly,
" c3 v B: {& @* A# wthe verified compact models are expected to be implemented in simulators.
p- z" }% }" ~Thus the modelling accuracy and computational efficiency that a simulator can provide to integrate circuits' analysis
/ P E; }. o) Pis the same as its implemented compact model. Meanwhile, a compact model is the most crucial process design kit, which plays as the interface between circuit designers and device developers. / v# }' g/ M4 f" m- m: u* t* m
6 B" t7 s/ j7 G* U; w
2 L, _: j' a) ^- I" N, l" M* f" \. r) i9 |1 d3 u$ [
7 \3 y7 U$ y* Q' J M+ {% m2 ]. {: G
# V5 v1 [; O2 h8 J; Z, e2 {% a0 j
3 U) O4 e8 D2 G3 H" _; ? O. f
' X8 _/ B3 F5 d9 a/ ]. m7 P9 c) x6 n. E1 {, y6 p
|
|