|
A top-down design approach in IC industry comprises of three levels which includes: 4 M& `8 @5 M3 g7 R8 y9 w" \
IC design (circuit-level), model / device(device-level), IC process technology(fabrication-level).8 ?" Z- o& Q5 c! l
On the circuit-level, : W7 M: d9 B# {
a compact model provides the external terminal electrical characteristics ; [- p. e. N% A5 T% V+ r
resulted from the mathematic expressions of an electronic device.6 ] N. Y1 S. m' l* L/ W3 z( {
The external terminal characteristics (Pin Characteristics) includes terminal voltages, currents or charges, ; h2 b8 |. ?6 k- m$ h% ?2 \. ?8 v
are featured as the input and output ports values.. m2 g9 p! s; G
The unknown ports values of a device are solved by a simulator when performing circuit analysis.8 |( U8 T2 T8 c! d7 l; x
After the structure and behavior of the individual compact model is specified, the description(structure and behavior) are
- k6 y$ `6 V8 R, V6 rsubmit to the simulator. The simulator employees KCL and KVL to create a set of nonlinear equations. $ |% W$ {1 e3 T* l8 a# N
The nonlinear differential equations are not solved directly, but with approximation and iterative methods. Under certain - I3 h+ k# N0 h- ?# r% r: S
approximation, the equations are solved with the Newton-Raphson method. The solutions are equilibrium points of nodal analysis.: j$ y: U4 S: `
IC design engineers work on a higher abstraction level than the device(transistor) level.
/ |; C% O1 G& ?1 W, p# `. C0 [, ]5 QIn other words, transistors are the primitive components in the eye of IC designer.
8 m4 y) z# I8 |! \/ F* g+ ~A virtual symbol is the representive of a real device(component).0 W! a" C( \; E9 I; n/ F& p( V
For instance, transistor's compact model is seen as a 4 pins symbol. T* E( [4 D7 o
In Advanced Design System(ADS), three design types are allowed: schematic, symbol, and layout.: N# N) \# G. R( F) E
Those designs can all be stored in a small containner names "cell" and a big containner names "library".
) m7 l% }) ?- ]3 @ V$ X- nIC designer works with the connection of some symbols in a schematic.4 k$ B% E' y( W0 a! O
Each symbol represents an electronic device (component). . S9 t* c- t8 J( W1 c) c& U
; @5 ]" l! }+ P0 O4 K$ C
4 y2 c* X" S: n: C0 X" ^, s$ A3 M/ c ?! U+ \
Little knowledge of a device's internal structures and behaviours are required for IC designers. Because a device works as a funtional block. In stead, a device's external structures (connection) and behaviours are of concerns. : `2 H+ r' [% _) _
On the fabrication-level, : q. G: R y% ~0 Y6 S
a compact model has the internal description of the device characteristics by means of a set of physics-based expressions with 6 w( r7 q( G' {6 m. @% K4 j
technology dependent model parameters. The physic-based model parameters values accounts for the actual behavior and properties
7 N$ x u7 }2 v( Lof a device are defined by its process variables such as: geometrical dimensions and doping profiles.
5 f7 G+ f. f9 q8 l8 J+ tThe true parameters values need to be carefully measured by the experimental setup of device characterization.
D; E& E9 ]# j5 w, NAccordingly,
: g- s0 C/ H" \. @" f5 \% y: d. ythe verified compact models are expected to be implemented in simulators.
6 T- M3 X0 e% P0 x2 S$ pThus the modelling accuracy and computational efficiency that a simulator can provide to integrate circuits' analysis + R; L, \# K2 p% _! h' |+ F; s" k& {/ ]
is the same as its implemented compact model. Meanwhile, a compact model is the most crucial process design kit, which plays as the interface between circuit designers and device developers.
& |6 j7 X; E3 b6 j" q
% ?5 u3 D+ e* U, q3 ]* h0 v' m+ ~) d2 t% _3 w( S$ t
, B C* L( C) B/ A A& {$ R: k0 s8 J
@( p; X5 Q' H0 I6 m2 X1 {+ P: O9 M. L! Y+ \) e t
1 G" Y( _2 S J: K( K* @2 s; N
5 k( Z) M8 K" d- z/ h3 D+ q- M }/ T2 J: Q
5 {# r- R9 g0 ~( p |
|