Item0 b$ Z- o4 }* N
| SH77722 (SH-NaviJ2) Specifications, F2 o$ q }( f# O8 C+ {! Z2 T
|
Type name: ?5 O3 y# t( J3 F) H/ F) }
| R8A77722DA01BGV
0 }1 i2 x Z% J+ `% p! w6 D | R8A77722DA02BGV
3 ]. T/ x4 h5 w |
Power supply voltage
% y1 B0 v+ D2 h: P. S5 F' m | 1.15 to 1.3 V (internal),
' H- N% m9 v& l, M3 _3.3 V and 1.8 V (external)( s) @9 D- ` [6 s
| 1.2 to 1.35 V (internal),
1 ^& r5 t& q( Y/ I* u2 d' s- e8 X3.3 V and 1.8 V (external)
0 b6 @. J( k0 f- ]2 t |
Maximum operating frequency
/ `4 z8 o+ @5 C) ^8 u | 336 MHz: y/ z* `/ ]9 c: C1 W
| 400 MHz& @: s0 p8 E4 w m! v6 H& g
|
Processing performance- F8 f J; [* Q
| 600MIPS, 2.3GFLOPS
8 I+ }* b+ N4 N: B | 720MIPS, 2.8GFLOPS
" _1 _2 h# k B# Q; S! r6 A |
CPU core- R9 I! {, l1 T4 @" }3 `; t
| SH-4A core8 A% F3 w' G8 v
|
On-chip RAM
N" ~1 S7 Z! R | ILRAM: 16 Kbytes
5 T [$ D+ {/ Y" k% R$ y |
Cache memory
9 u/ ?" @/ ?" e9 L% m | 4-way set associative type with separate 32 Kbytes for instructions and 32 Kbytes for data9 v) k% Y# S2 f
|
External memory
, j. a; g/ y' g | DDR2-SDRAM (data transfer rate: 336 MHz) directly connectable to dedicated DDR2 bus
7 V q" k+ n9 G0 | | DDR2-SDRAM (data transfer rate: 266 MHz) directly connectable to dedicated DDR2 bus
, h7 Q' ?9 W8 k |
SRAM or ROM directly connected to extension bus
! D# A& ~/ x. F% r. L8 p" F |
Extension bus+ ^9 I: I" f3 ~
| Address space: 64 Mbytes × 3
2 \# v" S3 t/ P8 c! Y1 J |
Main on-chip peripheral functions
: d/ d4 t1 N$ c7 q | Renesas Graphics processor(2D/3D)* i; u! X/ Y \. ^0 o
|
Display control: outputs for two screens (digital RGB and LVDS)) v4 J$ c: A3 T# Q. M: K9 |
|
Video input interface0 k+ j3 S4 t$ T5 t/ w# r: k0 q
|
SD card host interface × 2 channels
2 x5 V0 v. M" ^/ r* r |
USB 2.0 host/function interface
' Q P, _0 M- W2 h3 V |
FM multiplex decoder
# ?4 G- \ O# J |
Controller area network (RCAN) interface × 2 channels
! Q3 n2 ~- E8 Z4 @9 r$ T" D |
MOST interface module) U0 M: y e, p! q7 `
|
Various audio interfaces × 4 channels
: T- `' W( m7 \ |
Dedicated DMAC × 26 channels
3 u B) }* ?7 l) u6 j: L |
I2C bus interface × 2 channels
4 u1 V0 d) W' t+ j& y |
Serial communication interface (SCIF) × 8 channels
+ Q) V9 w( J% C6 x# y. Z |
Remote control interface × 1 channel9 }& ~& Y8 T: b% q: [' s
|
A/D converter (10-bit) × 4 channels
; ~5 |+ e. g' d* | |
Timer × 9 channels
5 R; x( ?/ `6 ` |
On-chip debugging function
5 P: R6 ?& c2 l* J' e" i |
Interrupt controller (INTC)- z, h7 c8 I6 _: ~' O: Q& }1 N- A
|
Clock pulse generator (CPG): built-in PLL frequency multiplier6 W. ~) a; L3 }4 O9 r
|
Power-down modes
' |: ^" g- w: A9 A! _ | Sleep mode
' x0 q7 w6 C. j) }, s |
Module standby mode
1 K1 S9 Q0 D" w9 b6 W |
DDR-SDRAM power supply backup mode, x6 x. M( A2 \
|
Package
* |9 [- t1 I( Q9 i" V+ E/ [. _ | 449-pin BGA (21 mm × 21 mm)
1 y1 W$ E2 s+ b6 R% G- S7 F; O2 J& Q8 Q |