10/15 Apache Technology Forum 2010

heavy91

Date: October 15, 2010 - October 21, 2010
0 l$ c2 u" a1 q5 PLocation: Taiwan, Japan, Korea

2 A. A# I9 t7 k
0 c. X" j# ~2 ^- P" y) V9 yPower Methodology from RTL Design to Chip-Package Sign-off
6 k# y4 v6 Q$ x8 pOverview
In this full-day multi-track technology seminar, Apache Design Solutions, along with industry leaders, will share proven methodologies for addressing the most critical design challenges faced by engineers today – power and noise management for electronic designs. Presentations include technology roadmap for 28nm processes and beyond, advanced reliability solutions for electrostatic discharge (ESD) and dynamic electro-migration (EM), and 3D-IC design impact on power, signal, and thermal integrity. Afternoon tracks provide in-depth technical discussions on two key requirements for design methodology – achieving ultra-low power design targets while maintaining design integrity, and meeting system cost and performance needs through integrated chip-package-system design flow. Both presentations will walk the audience through a complete flow using real design examples to provide practical use information that can be applied to their current design projects.
$ X" Y/ z2 i9 S( o
! N( i* A0 [8 n1 h# p7 r  ZTaiwan

• Date: October 15, 2010
• Venue: Ambassador Hotel - Hsinchu, Taiwan
• For more information and to register