[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
該怎麼設計?
以下是我需要的功能~

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

1 i5 z9 l3 B9 R9 H* _9 x- T# c

Thereare 5 pipe stages in our pipelining design.
' k0 B) b& Z0 l! RIt means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
! W/ c" D" f5 J# @9 i8 T& j) zWhen d_full is active, you have to keep the outputdata until d_full is disabled.
: J. T' D: b4 r2 nIf d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
The pipeline bubbles haveto be eliminated when d_full is active.

! R/ Q3 x% \* `  w8 R. z/ Z
. I9 {$ S+ f9 V
; a: X3 w0 J& e% E0 Q: R1 i
* V4 q( k& J; X7 p9 D1 ?' _  @
' O% o4 U% w8 G" t# Z






: N( G: H8 T/ Z- r$ q0 j$ M$ H: |
! a% H2 |+ N8 _; S

- C9 |& U7 Z* j; E/ E
( s7 ]5 r5 H/ C. y2 X5 q5 S

& G7 P' e; z' H  t$ G4 \
* f1 E3 Z9 R. ^7 y3 R* m! a7 x7 d% `7 I