[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
8 @. f, j) i3 n; X; K想請問一下大家!!
該怎麼設計?
以下是我需要的功能~
* V$ c; i2 v) a3 F

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

( z) Z7 l8 [' f
+ ^5 h3 w' a# }. h- ]1 A  D7 @
8 A7 {4 ^5 i" U# d( kThereare 5 pipe stages in our pipelining design.
9 I6 W' v# j: ?+ E) `5 A/ kIt means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
  s+ U( z3 a# X, N0 `" e# JWhen d_full is active, you have to keep the outputdata until d_full is disabled.
If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
2 Y& Y( A9 u! bThe pipeline bubbles haveto be eliminated when d_full is active.
) C! \6 w% f  `8 I
4 {* n- I% U) p
# N0 p4 F- `3 V5 |! s9 ^
# W0 F% S& M7 |0 @  P  Y
+ c2 R1 O+ H& I5 w






* L" \+ R, S% A) f" I0 A9 O7 r5 B

2 t6 H' y7 q# j' N2 e7 C( w





" m) Z- y4 ~- f