|
A top-down design approach in IC industry comprises of three levels which includes:
( z# T! B/ ^' V9 M' u! h GIC design (circuit-level), model / device(device-level), IC process technology(fabrication-level).( q4 M/ g! O! d# @+ N
On the circuit-level,
- b9 d2 A3 _; I+ x8 U; i6 Ca compact model provides the external terminal electrical characteristics
% L8 x; H( f+ T2 xresulted from the mathematic expressions of an electronic device.1 s$ m( ]7 c+ k
The external terminal characteristics (Pin Characteristics) includes terminal voltages, currents or charges, 6 A, E( W S4 B
are featured as the input and output ports values.- c G& ~ g8 Q4 H
The unknown ports values of a device are solved by a simulator when performing circuit analysis.
- b* }7 x) T( Y! qAfter the structure and behavior of the individual compact model is specified, the description(structure and behavior) are
. }# j2 O& d4 u: i" isubmit to the simulator. The simulator employees KCL and KVL to create a set of nonlinear equations. # {) x/ [: a9 r' e3 d. V+ W: A
The nonlinear differential equations are not solved directly, but with approximation and iterative methods. Under certain
/ w5 ^* Y% |$ N2 N! v1 Gapproximation, the equations are solved with the Newton-Raphson method. The solutions are equilibrium points of nodal analysis.7 C! ?; B! e3 {+ o8 q
IC design engineers work on a higher abstraction level than the device(transistor) level.
y* B. V9 |# y7 H' v9 uIn other words, transistors are the primitive components in the eye of IC designer.* P1 m1 R) V6 ]1 d% L3 P* \
A virtual symbol is the representive of a real device(component).
# s4 G; T% ~. Z' B9 gFor instance, transistor's compact model is seen as a 4 pins symbol.
2 q' u0 `$ \6 k! ?' ZIn Advanced Design System(ADS), three design types are allowed: schematic, symbol, and layout.1 P- F6 p2 k! M, E) R+ R
Those designs can all be stored in a small containner names "cell" and a big containner names "library".
' T6 M, e6 v7 V) ]4 v2 z$ f2 DIC designer works with the connection of some symbols in a schematic.7 S* I3 b' }+ J1 U2 [
Each symbol represents an electronic device (component).
& x! V+ e% y$ E8 p( v; x" s" ]
2 b( O8 a: R# F% I! x5 a
. R( z! b% l# d; [0 Q( F
3 k5 @- y7 G W, C N( }Little knowledge of a device's internal structures and behaviours are required for IC designers. Because a device works as a funtional block. In stead, a device's external structures (connection) and behaviours are of concerns.
* ?/ E3 N2 ^$ {1 k) E: `On the fabrication-level, 8 {3 s5 ~' P9 {( F
a compact model has the internal description of the device characteristics by means of a set of physics-based expressions with
2 g* B8 [! z) c: Ntechnology dependent model parameters. The physic-based model parameters values accounts for the actual behavior and properties
# ?7 ` h" A& Mof a device are defined by its process variables such as: geometrical dimensions and doping profiles.
% Q# j& u- z1 ?1 HThe true parameters values need to be carefully measured by the experimental setup of device characterization. ; S1 J. G8 f2 k9 R6 i9 V
Accordingly,
5 o4 h$ _ j* ^8 D5 x$ |1 xthe verified compact models are expected to be implemented in simulators.
0 s7 r- |0 Y1 |7 tThus the modelling accuracy and computational efficiency that a simulator can provide to integrate circuits' analysis b F: L+ z- I7 p. [
is the same as its implemented compact model. Meanwhile, a compact model is the most crucial process design kit, which plays as the interface between circuit designers and device developers. 2 F' e: o- q f
; H- }6 V b7 g4 ^6 u% K) b
5 \# C+ C! j& X e5 S5 |8 t
* I. v; G8 O Y% H( B. I- p7 u# O1 ~ J6 P# f) O( f
1 Q4 d% r6 K# _ X
Z/ O" \( r& N9 F" V5 K
6 _* f3 E, {, k2 J! U0 ?4 h9 C0 q% N6 q
8 d4 v) v) T3 b9 ] u5 `9 ]
|
|