|
Cadence SoC Encounter 8.1 Update Seminar
" d( b* @8 L# u, x* o! I0 V) T" g+ n* b
& l2 h% m- ]! Z6 T
5 R+ [0 |$ A A; T# \想了解Encounter最新8.1 版本強大的新功能嗎? 想知道Encounter 8.1如何協助眾多設計成功案例嗎? 我們將展現Encounter如何讓您的晶片設計smaller, cooler & faster,也提供您處理大尺寸晶片設計的解決方案,趕快參加Cadence益華電腦免費的Encounter 8.1 Update 研討會吧。! Z8 _2 W" v7 e' w: d
+ z! |1 j$ h9 R& f( a
時間:. W! J0 ~$ N) q# v& u3 K' Q
$ g# P7 f) E9 {$ ]9 M. J) m: s$ k6 ANov. 14, 星期五: 09:00am – 13:30pm
) M2 l' y+ w- }4 D
! n- O/ b* D! j2 C$ s8 r+ M
, J* M$ z$ |' g5 f( G0 G
$ h3 i, A6 n3 |% d5 P% [/ Q地點: j& p9 }4 Q3 e: q, C) N/ p u
; X, A* k, h3 \" p, V
新竹國賓大飯店13F 會議室A&B (新竹市中華路二段188號)
, U5 d: K0 g* ]+ a% p' H5 A! w u/ v4 a
! }5 o5 Q2 ]6 U3 ?+ ?( Z1 U( R
9 U) Q2 V- B$ D. {. a6 Z名額有限,請即刻報名!(http://www.cadence.com/tw/events ... ion.aspx?eventid=16)
3 ]5 R' p) m7 E( E1 Z$ S7 V6 ? t0 r# [7 g
d0 M: E% z6 k$ t7 `! [6 v* Y
- t6 g: _8 e0 S5 H$ Q
@. K4 X2 B1 q& w' g | 4 n4 C5 n5 ?- k1 h4 l; z6 O8 y
+ k k' u1 i. _9 H
/ C- ]* T0 b r% A' |
7 d) U& z8 G2 [) |' V09:00~09:30 / Registration
' L/ h0 i/ n8 Y1 J8 l4 J M* m, ?' h) Q, D
09:30~09:40 / Automatic floorplan for design exploration to get the best result
) [, X& l3 @& B7 T+ `' D5 H
1 H; ?# @) Y: E09:40~09:50 / Balanced clock tree to reduce process variation effects $ x6 o8 A4 \+ z: O+ H. R2 |7 ?7 h
3 n4 v' _& J$ Q$ T9 o7 k09:50~10:00 / 32nm support for the very advanced technology 9 }, c# y* n# Y! E2 L
% S8 A% z4 n2 m7 c10:00~10:10 / Post route optimization and SI closure productivity J/ A8 W, m; D' T; y$ x( L* s& l3 m
% Z: S. x, P- L- o4 ]
10:10~10:20 / 100% MMMC support in the entire implementation flow- x$ ~! B" l0 r2 U' C. N
) O1 V) R; Y& K! S+ X1 `6 b10:20~10:30 / Dynamic power optimization and low power CTS for power reduction* `3 _1 z! @" B" H2 ?* L1 `! k
0 ]1 ~" b+ ?/ f, n" l# v
( h" c0 v1 D' ^0 ~6 i5 y. _" i6 B" b
0 y, E( H' G% u* {5 P6 L# U
10:30~10:50 / Break
$ [/ h$ W. Y2 d' ] v
s; _3 @( N( v4 Z M+ r& n , v( ] v0 q- ~7 k( [: l
5 D6 A( C, H& V& b6 f5 K10:50~11:00 / Encounter Power System for new generation power integrity analysis 6 _8 c$ @2 M. A% D- p3 v
0 x. u6 J9 m4 D3 O11:00~11:10 / 3 very advanced statistic applications for better performance
7 d" g+ ` w) C$ g7 `& M; C
6 R$ I4 B8 v: H ]1 G6 m11:10~11:20 / Active Logic Reduction Technology (ART) to handle big chips% U+ G; c! ^% f2 C
/ A1 d% J: g" n& N8 H/ Q
1 r. A2 Z' u$ d$ _: _& b: J; q$ F5 X5 X* X! Q! M i" f. x
11:20~11:30 / Constant run time and memory usage improvements2 U' a8 F& g( @
$ S/ Z! F6 \9 h9 G2 R2 I11:30~11:40 / End-to-end parallel computing support# \2 f# h$ A0 b
. `, `) j1 M) A8 ~4 I11:40~11:50 / Encounter Foundation Flow for ease of use and productivity gain! M, M/ r. Y2 M. g; d, T
' n" @+ R: o; q8 V# }$ l4 s8 z11:50~12:00 / Ending
- D9 g; s: e* l3 Y8 Z* l: K, c/ Y) u9 w+ V3 r0 Y+ O
12:00~13:30 / Lunch |
|