|
Cadence SoC Encounter 8.1 Update Seminar; X& Y# T* f# }
; b+ _6 z7 m* m! x+ ?9 W
' M+ {' C) t( c* `$ g9 m' H
$ x% l9 M X, E, W' Y想了解Encounter最新8.1 版本強大的新功能嗎? 想知道Encounter 8.1如何協助眾多設計成功案例嗎? 我們將展現Encounter如何讓您的晶片設計smaller, cooler & faster,也提供您處理大尺寸晶片設計的解決方案,趕快參加Cadence益華電腦免費的Encounter 8.1 Update 研討會吧。% a1 _2 J+ G6 d4 h
0 r2 ~% A* F2 q& m時間:5 r0 \( J' L) `; P4 G
# K1 m3 R( ]% fNov. 14, 星期五: 09:00am – 13:30pm
! @5 i5 n1 F3 `& K7 L9 T% p1 c
" F R: Z4 p) W) s) [& J4 T2 y# P
5 }8 F+ a) Z6 f, `+ q- b地點:$ d4 f8 b5 [9 q# m( n# }
8 R& A% V! c: J) A4 W ?
新竹國賓大飯店13F 會議室A&B (新竹市中華路二段188號)
1 C( |8 n4 _ l& o6 @# c3 Q+ [. W. S0 y4 |% n, V
: h; P0 K) f. X9 S4 z2 b& V
; H3 I. i6 u" B& v1 Q5 f名額有限,請即刻報名!(http://www.cadence.com/tw/events ... ion.aspx?eventid=16)
$ E, B& i5 L) a
& R/ d& @3 a1 C; W1 i* E I4 F4 Z
. `8 @; E5 E. o H t3 ?; P7 Y" G! d/ j; r& I, F
. g9 O5 s: i% D/ Q! a! l! h2 a% y
( m1 K# I; X$ J% k2 V/ k" R4 ^' y9 A9 r4 X- j7 c6 p3 u" Y; i
/ K4 o* z, F J# n
7 V" h6 u" ^+ I09:00~09:30 / Registration
4 A- `2 I2 [ L% M) P' t6 k2 i
" ~! } B1 T& E0 N- @. Y09:30~09:40 / Automatic floorplan for design exploration to get the best result
' C' {7 B/ D/ n @. H" K
$ v9 Z h6 w) P: t8 ~' N* M09:40~09:50 / Balanced clock tree to reduce process variation effects 6 y* l- W# h: p* S
+ e1 A4 h$ J( s
09:50~10:00 / 32nm support for the very advanced technology 2 \: ~' x6 r; \, U q8 T
8 d; n7 c# e: K2 ~( k0 t10:00~10:10 / Post route optimization and SI closure productivity
N! G& b8 m* n Y6 l7 F
+ n: m& I/ H4 w- ~. o' F+ f10:10~10:20 / 100% MMMC support in the entire implementation flow
3 E0 E5 o- g* g2 [9 z& ^9 I1 r3 [9 J0 _& [
10:20~10:30 / Dynamic power optimization and low power CTS for power reduction
( Z |2 C7 Q1 _8 P" `: L2 z
+ \- {2 V8 Y+ r- i; C
7 p7 v3 _8 C) k: v) {2 d; f8 j
H! s6 |' N1 m D 10:30~10:50 / Break
5 r% n2 ?$ [9 s) d
& k2 m4 n! H D( ^& E$ ]
- K0 q- n6 x6 u. S- {5 j' H! _- S5 ?+ e2 j8 t
10:50~11:00 / Encounter Power System for new generation power integrity analysis
+ p" a. @/ A( [5 ~7 u
) {' ~4 x+ l2 q# ?9 Y11:00~11:10 / 3 very advanced statistic applications for better performance & Q1 X* W1 d7 p* D- ~2 t6 i \! F( l
0 X. F, }5 D( h! A% C11:10~11:20 / Active Logic Reduction Technology (ART) to handle big chips
2 P# w% S# A- B7 R- O1 c) j0 c" z$ T9 |) W5 E
2 R) T7 E i' A. r9 C! B- e5 @
/ m$ E4 ?# r% `& W, _; ^11:20~11:30 / Constant run time and memory usage improvements
4 d# a2 ]- H8 X3 q1 M, R; g5 R+ {0 I9 r$ f$ \9 G4 t
11:30~11:40 / End-to-end parallel computing support T/ y( U; A( n N3 T
' a- r; g( k$ @* S i11:40~11:50 / Encounter Foundation Flow for ease of use and productivity gain5 K. u* }& D9 f7 s$ v
# f: M9 H6 e( |4 Q' {11:50~12:00 / Ending
$ t& S, Y( a% N5 y+ W) W) r; _3 }; @+ }
12:00~13:30 / Lunch |
|