Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3218|回復: 4
打印 上一主題 下一主題

[問題求助] 论文翻译

[複製鏈接]
跳轉到指定樓層
1#
發表於 2008-4-21 13:36:31 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
soc的博士论文翻译,很多专业词汇偶没有头绪,求帮助:! @0 e* ~3 R5 R: D

6 h5 _4 U7 v2 GMulti-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
發表於 2008-4-21 16:25:34 | 只看該作者
Can it find in IEEE ?
3 W+ a" ?8 W) r8 V+ w7 u5 X; P' hPlease give me the full name of  博士论文 , let's try to solve it' ~" h2 T2 C; D3 M: V* p5 F
5 ^9 a9 s6 [( Q  Z9 S. v" s3 Z
[ 本帖最後由 masonchung 於 2008-4-21 04:29 PM 編輯 ]
3#
發表於 2008-4-21 23:56:35 | 只看該作者
這應該是APR的論文- N8 c* s# A/ o; \" @+ |

7 ]& n0 ?# k7 x% B
; K' n4 g! f6 u$ MAbstract:& u7 s* i7 y- D* {6 V
Parasitic interconnect corner methods are known to                    , i0 G6 x- {3 s: J
be inaccurate. This paper explains the sources of their errors and
& h1 D! |/ s' A  K# L3 F& xshows that errors in excess of 22% can occur in the predicted6 q; I6 ?4 j7 j3 ?) K
corner delays of a multi-layer stage in the presence of process: d1 ^' h6 w; O% X
variations. It is shown that exhaustive corner search methods are* G  V! R0 k- {' o& j: F/ c  S( T
infeasible in practice as they have an exponential complexity in
8 e4 q! V* J/ i2 O" P  kterms of required SPICE simulations with respect to the number$ o3 D. c- ?! t" h; c
of layers a stage is routed through. This exponential complexity9 l1 a; k' K7 K: x% y; \5 O/ j
is reduced to a linear one with a new simulation-based search  n* h6 o0 h8 C  ^
method with the aid of stage delay properties. The ideas behind
$ N* j0 i" ^' S: q+ ~" X. ythe simulation-based methodology are shown to be expandable
: c3 r# K( I2 @7 x- _5 H2 U& j6 Eto an analytical-based multi-layer performance corner location$ s* J, {7 b8 b; Q8 O  W, F
methodology. The simulated best/worst case delays based on these
; m# q& i! `' Z4 U3 u, Oanalytical corners produce errors below 4% as compared to the
: z" Q% p" Y/ y6 i3 qexhaustive search simulation based method.# u1 H8 B; ^+ f: m0 i# N, ~7 V% w
1 A; t: n$ l; p0 S* m: Y5 V
[ 本帖最後由 masonchung 於 2008-4-22 12:01 AM 編輯 ]

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
4#
 樓主| 發表於 2008-4-22 12:28:19 | 只看該作者

偶是门外汉

对的哦,就是这篇' j; w$ B2 x+ e1 F2 c6 T% U
很多专业词汇我不懂怎么翻啊& }) B7 O+ o3 A2 C( E1 [  V
( ^1 p4 ?2 U1 a" U- n! w, a
the name of this paper:    Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis
. ^* T  n' N0 R9 O; m0 h
4 r% b- d9 i2 A2 N7 w比如说:" s- ^& T1 E5 G. M) w! M: P
Performance Corners
0 p: E1 c- J. yVariation-Aware
2 a2 m0 B3 ?  Ustage9 |3 B2 t: {" s: z7 S, ~  n
corner8 f! T* x2 M( V" K3 [  j
之类的0 x- Q( x# m' F% v
( t; j) H! X2 l' h1 A
tx们帮帮忙啊
5#
發表於 2008-4-25 21:20:49 | 只看該作者
建議你可以到EDA設計或RD討論區發問
3 ]! q! Z1 A" L$ `, p4 _或許可以得到較多回應哦  ^^
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2025-2-24 04:15 PM , Processed in 0.161009 second(s), 19 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表