|
請問各位大大
$ I+ E% U& a6 c( A) q我用TSMC18的design kit作cell-based layout的練習,軟體是用encounter,大部分的步驟是依照CIC所提供的Lab去做,完成之後用我的GDS檔去做DRC,會出現下列的DRC ERROR,而且是M1~M5、via1~via5都會有這方面的error,因為error的數目頗大,不太可能用人工去debug,所以我想請問有經驗的大大們,能不能告訴我最大的問題點在哪裡?以及這些錯誤代表什麼?要如何debug比較適合?; h0 c7 `# S7 o8 K0 k
: y/ N, e* O' S) R2 Z
先謝謝各位大大了!!感激不盡!!0 X9 G1 v! t# ?# K
f; s% Q- a; J) [: c8 S7 W1. M2.W.1 { @ M2 width < 0.28
# V# g0 K; o( i; V INT M2 < 0.28 SINGULAR REGION ABUT < 90( Z; q! s4 F0 Z8 L
}
, W& f9 G: g z, F
4 }* h" \- b: ~- `2. M2.S.1 { @ M2 spacing < 0.28/ e. P) ]0 h* e- Y6 A
EXT M2 < 0.28 ABUT < 90 SINGULAR REGION9 I6 P* }( M o o) y1 d- F! W
}
7 F7 Q0 L1 S1 N/ C/ s8 R6 a: H+ M3 A% @& _' C
3. M2.S.2 { @ Wide M2 (>10um) min. to M2 < 0.6 um! W+ f: U$ ], j% l
M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 59 `5 u3 w, P; i! Y7 j/ j
M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5% j2 |, f1 A1 N l1 D
M2_Wide = M2_G5 AND M2
, P$ v/ } C( m u+ T1 E6 {1 `! _: t& O, p. m
M2_Exp = SIZE M2_Wide BY 1 INSIDE OF M2 STEP 0.196 P H: J3 v$ y
M2_Branch = M2_Exp NOT M2_Wide! g- A0 z; @: Q5 [0 `9 Y
M2_Branch_edge = M2_Branch COIN INSIDE EDGE M27 J& L, v* y; M. \
M2_Check = M2 AND (SIZE M2_Exp BY 0.6)
8 p7 S' }( Q7 m- ] @: J3 F M2_Else = M2_Check NOT INTERACT M2_Exp
* w" N' N. m* |% ^5 x$ L! Q/ _ M2_Extend = M2_Check NOT M2_Exp
* k/ a+ u: |6 P, w4 A7 T1 D. D+ S H
EXT M2_Wide M2_Else < 0.6 ABUT >0 <89.5 REGION
$ r/ g0 \; n4 R- N EXT M2_Branch_edge M2_Else < 0.6 ABUT >0 <89.5 OPPOSITE REGION
, v+ H1 x- J$ S EXT M2_Branch_edge M2_Else < 0.6 ABUT >0 <89.5 CORNER REGION
! l, C3 V4 J' { N EXT M2_Branch_edge M2_Else < 0.6 ABUT >0 <89.5 PROJ==0 REGION8 A' o+ C7 ^7 X7 @% ?! d& r
A = EXT M2_Exp < 0.6 ABUT > 0 < 89.5 SPACE REGION
7 G: X" v# o, k A NOT INTERACT M2_Extend
% ^9 a* {( B: z; L9 F}
4 [4 z9 l8 P. ^" d5 P* D2 W4 M4. M2.E.1 { @ Min extension of a M2 region beyond a VIA1 region is 0.01 um
3 ?9 j! l' M! Q" i$ k8 i ENC VIA1 M2 < 0.01 ABUT<90 SINGULAR
8 g$ {' u; Z# o4 o VIA1 NOT M2 / Q1 v& k) N3 r3 O+ S) n+ _
}" Q( h4 L1 @; y" y m) ]& I7 G( a [# W
+ |; J! P) g0 V# p* a5. M2.E.2 { @ Min extension of M2 end-of-line region beyond VIA1 region is 0.06um1 d# X6 _5 W0 X% T5 G; p' H/ L0 v4 E
X = ENC [VIA1] M2 < 0.06 ABUT < 90 OPPOSITE // a narrow side
2 Q7 y) r* K# H7 W INT X < 0.26 ABUT == 90 INTERSECTING ONLY // adjacent narrow sides
0 Z4 [3 o6 h# y% s7 G0 D8 C4 h}# \) d1 |3 P, t' `
2 x! Q6 J; J. \, s4 u/ H. E$ \6. M2.A.1{ @ Min M2 area region < 0.202
6 u) ]9 `) ^+ ?4 x- I, ^ AREA M2 < 0.202
8 _) P# n" ^ N: d# u}
/ P f& c, c1 x. h( {# ~// Density check M2.R.1 included at the end of this file2 D, d# ]* l* m$ g. L
// VIA2 checks
2 j' B5 S& y( j' [. n' t/ j& f; [//=============
5 ]7 v) W0 p' B6 _( k- K: o/ N; i0 Q6 m. q. L
7. VIA2.W.1 { @ VIA2 must be 0.26 x 0.26 um
2 K6 _9 h9 v* A A = NOT RECTANGLE VIA2 == 0.26 BY == 0.26 ORTHOGONAL ONLY
3 ]5 e# q, ?% Q' U7 F. i4 o: A A OUTSIDE RNGX // exclude from metal fuse protection ring area
) y, ?- x$ m$ V S: ?}" [* ^( e4 X+ u
5 }% x0 A" D w+ G; R5 ]& h8. VIA2.S.1 { @ VIA2 SPACING < 0.266 D2 T3 Y2 k+ \" e4 g
EXT VIA2 < 0.26 ABUT < 90 SINGULAR REGION ; r* ^8 l2 @- b
}5 G- q7 K$ [3 d' ]2 f
7 Y& F5 V0 N' F$ Q! m4 e9. VIA2.E.1 { @ Min extension of a M2 region beyond a VIA2 region is 0.01 um
+ R1 {5 H' n4 I) ]5 b+ b ENC VIA2 M2 < 0.01 ABUT<90 SINGULAR
) f( z- V6 `& E2 G) V% q7 k( Q VIA2 NOT M2
8 e. O/ Q$ |- N \. q}% g. T$ M' `$ ~4 |- D# O
& m! K! n* m s0 _4 s3 [
10. VIA2.E.2 { @ Min extension of M2 end-of-line region beyond VIA2 region is 0.06 um' H" E R5 b; [% _6 t5 T! @
X = ENC [VIA2] M2 < 0.06 ABUT < 90 OPPOSITE // a narrow side
$ |2 Z( w: d- S/ a, j- } INT X < 0.26 ABUT == 90 INTERSECTING ONLY // adjacent narrow sides1 u3 _% d9 ~- H/ s+ s
} |
|