|
Analog / Mixed Signal Examples
5 X, R' E$ y7 ]9 ]' B" l
" R+ X: e9 I M$ m4 rBehavioral Models of ADCs/ o' n h1 y( H3 F% Q
\ams\sampling\; sampling_101;
# O" S# V4 t( {0 c# B( _ Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2; 2 F2 _) W( |- w- ~& B
Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3; 7 I3 W. ?) ~+ H
Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4;
( k3 h( O W- z; D ' z, ~% I6 @7 U' _/ K
Behavioral RF$ |' k {5 J0 }" Q* S" l1 k; K0 g! ]6 i
Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
/ {7 F/ ~! D, r( `
8 ]% H8 u4 x7 U; o8 J) FPLLs ^5 H7 B) E& i) v7 m$ s
VCO with phase noise $ cd 1 c" b y; ^4 q( J J, U
Pll with freq domain instruments $ cd \ams\pll;
+ ^9 H) d$ X+ W2 S Pll fractional with analog compensation $ cd \ams\pll; & h! d, ^* |2 e* }$ ~
Pll fractional with digital compensation $ cd \ams\pll; ' ? _/ ^+ s' D& o! m" P' Y
Pll optimization (Nonlinear Control Design) $ cd \ams\pll;
" i% {7 Y" A3 {2 |9 |$ m Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing;
' _, z4 Z* @1 q( W& X! g Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|