|
4#

樓主 |
發表於 2009-5-27 21:12:48
|
只看該作者
版圖
7 `# y" n/ q3 N+ F& ?* Circuit Extracted by Tanner Research's L-Edit Version 9.00 / Extract Version 9.00 ;
; c* o s1 L: \7 o+ ?( K4 F3 q* TDB File: G:\tanner\Nand2.tdb
( M _! T c0 p2 W1 Z, F* Cell: Nand2 Version 1.07
- d4 e5 O2 A/ ]8 _) H. n* Extract Definition File: G:\lights.ext/ w9 T! Y2 i7 \) a* p4 i
* Extract Date and Time: 05/25/2009 - 15:05
8 e4 C; E# I& R9 M* Warning: Layers with Unassigned AREA Capacitance.
# M* r! e1 ~; D; r5 d# {* <N Well Resistor ID>2 M) ]2 I" L$ ^+ v
* <Poly Resistor ID>0 n8 K7 W" V, Y" ^# y# {! R: p' u
* <Poly2 Resistor ID>
0 z3 H9 ?! K5 a5 n' f+ b( m$ h7 W* <N Diff Resistor ID>: C( v1 f- |' n6 D" f( ^- I
* <P Diff Resistor ID>
8 M' w/ `: |2 w, k: c J* <P Base Resistor ID>' q) {# s. m% a/ S
* Warning: Layers with Unassigned FRINGE Capacitance.4 E, k& ~7 V6 M
* <N Well Resistor ID>' {0 m2 T2 C" ?% V1 I: c4 j* Q
* <Poly Resistor ID>
4 f, E1 c: r! p* <Poly2 Resistor ID>
+ e! Y& \% e, ^% C* ?* <N Diff Resistor ID>9 D k p2 A) Y
* <P Diff Resistor ID>
z: J% J$ u; J. n$ F( s k8 H* <P Base Resistor ID>
7 U a, ^3 f0 M( A# e" y! \9 O8 d* <Pad Comment>
/ r" w& C# K9 I( J S+ @* <Poly1-Poly2 Capacitor ID>/ f8 O1 l! N( h, W
* Warning: Layers with Zero Resistance.( j! Z4 v: k( q9 a( Q5 D
* <NMOS Capacitor ID>. l. o1 Z5 b- |% ]5 P+ R
* <PMOS Capacitor ID>8 ]/ d) a2 e% V! @4 @; S8 s. z( d
* <Pad Comment>2 S7 i/ j/ G4 H. {
* <Poly1-Poly2 Capacitor ID>4 X& m+ X1 M3 v1 |5 |5 [
# x7 g3 k2 l) l
* NODE NAME ALIASES
- p4 a' P4 c4 U" H* 1 = B (12,-14)
- V6 {. u8 _- Q0 U* 2 = A (-16,-18)
* `+ o, {' i, S' s, n* 3 = OUT (-2,-21); h+ |" h: I. ~9 S
* 4 = GND (-30,-35)
5 x- k0 ~9 U: b* 5 = Vdd (-32,14)
7 i( `$ M1 |2 Z! m) G2 u$ eM1 Vdd B OUT Vdd PMOS L=2u W=6u
7 M; }; U' b4 @: Q# C! O* M1 DRAIN GATE SOURCE BULK (3 -3 5 3)
7 m% h2 N; q6 X, q8 }$ _; WM2 OUT A Vdd Vdd PMOS L=2u W=6u
' c( ?3 l% x1 h# ~5 M3 e* M2 DRAIN GATE SOURCE BULK (-5 -3 -3 3)
# j1 y0 {* ^+ MM3 OUT B 6 GND NMOS L=2u W=6u 2 ~! r9 x) }1 K2 g; k
* M3 DRAIN GATE SOURCE BULK (3 -31 5 -25)
. B& Q9 O1 d5 aM4 6 A GND GND NMOS L=2u W=6u 6 S9 n; }& s* x9 N
* M4 DRAIN GATE SOURCE BULK (-5 -31 -3 -25) 8 u& d* \& N7 L7 I! O2 b {7 Q
* Total Nodes: 6, I' `+ x( ?0 { N3 R- Z# y; P2 E
* Total Elements: 4# C; B3 V" Y# M% c. M- w5 d6 j
* Total Number of Shorted Elements not written to the SPICE file: 0
$ k/ W- Y" A* }0 s$ b/ S4 o4 K* Extract Elapsed Time: 0 seconds' ^) \% g9 G# Y3 Q3 I
.END |
|