|
We are searching for flip chip R&D mgr, process mgr, project mgr for a well-known assembly and test house located in Shanghai, China. Below jd is for process mgr. Should you have any questions or concerns, please contact me by achris@edachr.com, 86-21-63203354, Achris Shen, we are a professional job-hunter company in semi market in China.
/ @5 q5 J( w; c) P$ U4 ~5 ] y7 k3 r2 M, P2 U
Purpose of the Job (Why the job exists):
0 N# Z' { `% o) f5 T0 a$ p% ~9 |1. To define and develop new packages and technologies through benchmarking and interaction with PLM.6 P5 h6 J3 z4 F$ {
2. To manage projects for on-time development through effective resource allocation and planning for rapid deployment of new technologies and products.
4 A9 s2 S1 C5 S4 j3 z+ w9 m3. To transfer enabling technologies and products to relevant factories. $ z; N9 l' o9 _; ^4 k; h2 O4 u5 V
4. To support and coordinate customer programs through interaction with customers and upper level management
4 ^2 s* {& r* `2 A# q, F5. Make a plan or roadmap for future demand in market or customer.+ t: q: U6 p& Y; [
' o2 `+ p% q. [, S+ y" HKey Job Accountabilities (Actual daily deliverables):7 T. j5 S$ K4 [
1. Communication with customers and Emerging technology/PLM.
* r# u9 d8 G+ N9 T! r2. Coordinate cross functional team activities4 V2 X1 G4 G& m0 X0 M0 M) ^1 C
3. Assign and review each engineering tasks and plans, or all project tasks and plans of project manager
$ h+ k& ], r, s. A6 E) c2 d4. Ensure key deliverables are met for each stages of phase development procedure.
! j+ G1 ]9 d3 |! H* l- O3 Z% a5. Update and discuss key issues with upper level management3 X+ {* R; R: z, D0 S1 \0 D0 z
6. Adjust plans and update / modify current activity / engineering direction based on engineering data.4 S! Q3 }1 Q4 R! m& V4 X6 f
7. Patent infringement search & IP generation
1 @# H8 d) x0 c4 \8 \/ p6 i0 y, k& ^
* o' S! N( V1 ?2 ^3 I5 G Reporting Relationships
, R: A4 ]) g' P& }; n4 eReport to Director
" S! k# f* e6 Y% \MTS, Senior Engineer, Engineer reports to this position
- T" U0 c& y6 P: a5 {, v* z 8 q" v, n" ^- ?8 K; \/ i
Required Experience and Qualifications
: A3 V2 z9 c% n- K1. Minimum 8 years experience in FlipChip in both unit or strip form both as a similar position in a high volume and highly auto semiconductor operation.5 Z: }3 i' W$ K0 e6 Z$ o3 F
2. Flip chip process integration experience (Die saw, FCA, UF, Molding, SBM, Marking)
4 p5 \0 a W, \6 P K' g( N; @& J3. Wafer bumping process |
|