|
Bit rate and protocol independent clock and data recovery; ~; U- N: a0 U8 H# p- `, Q
+ ^; s" E' J- f( w1 P" E( u, W
3 k8 y) ?" Y1 J% P4 P7 n ]8 {1 J1 YAbstract
, C7 H5 G3 C5 M& p5 W- @
0 x2 A1 u8 ~& O6 B+ Z" vA design for a bit rate and protocol independent clock and data recovery circuit (CDRC) for use
: }* V. }, A% A/ Y1 x4 h/ m5 B( y6 A7 r" K2 H
in optoelectronic regenerators is presented. A conventional phase-locked loop (PLL) has been & S$ u' ?' A0 h; X1 q) y9 g
% i h: I( B' F x$ A! }- M
extended to a combined phase/frequency-locked loop by adding two additional frequency detectors (FDs).
# k( ]8 l0 K0 _' P- X( s9 _/ M5 s* e* y# B# @+ _
This architecture guarantees reliable clock synchronisation of the input data with different line
" L/ H" M3 v. b$ c
5 A! v0 ?! c1 A* scodes over a frequency range spanning multiple octaves+ E8 M# |4 u; @& A7 X: p
/ ^, s- A" t0 Y8 w0 u
$ ~5 u* q5 `+ W. k. r
|
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
評分
-
查看全部評分
|