A Layered Verification Approach Applied to an AMBA-Based System

phoenixfeng

It’s common knowledge that the verification
4 d: M! C( W7 J+ h; |1 h9 mstage for a given system is
  m0 J# x: O( {4 Taround 70% of the overall design
! p" r- }# Z. {: ?, V9 r+ weffort and schedule time. Reducing
overall time spent in test creation and
design verification is a high priority.
3 _; ]7 E* t7 P! ASuccess in these two areas increases
( i! L; O4 i. gproductivity and helps deliver products
0 @: ~2 X8 I6 J( Y% n$ bto market faster. To achieve these verification
goals, engineers are constantly
9 a6 B9 v, o* G$ E+ Y( n! H5 t5 W* alooking for new and innovative ways to
conquer the verification challenges that
! m. ^+ E+ l4 o: kface them.
This article discusses a layered verification
* m* _; S" P+ @! j% h4 l& I+ Happroach as applied to an AMBAbased
$ J% c$ u1 n" g* Zsystem component. The layered
; B* [: B! B& Xapproach is used to create a standardized
1 c* a. @) u9 n. o4 Cverification environment that can
adapt as the design challenges
increase. Typically, reuse is very high
within an AMBA-based system because
many new designs are based on earlier
* ~- _& M5 A5 M# W. Xversions of the standard system. The
example shows the layered approach
being applied to verify an individual
block as well as its integration into the
) B3 s, z1 V2 @/ Csubsystem and final system representation.

femark

有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通