在鎖相迴路中如何決定迴路頻寬K呢？

option318

　如題，請問先進們，在鎖相迴路中要如何決定迴路頻寬K呢？它又和Phase margin、Gain margin有關嗎？ :f17

kmchen3089

回復 #1 option318 的帖子
: P9 T6 }4 ^1 n: R" R( t(1) 首先 open loop gain(迴路頻寬K )must <= pfd之比較頻率之十分之一
否則(指>pfd之比較頻率之十分之一)要用Z domain 去分析charge pump
$ X' W8 m2 {1 W+ q  K pll ,且亦有unstability issue
- n( u# J; P" H+ j0 ~0 F: Y(see Charge-pump phase lock loops paper by Gardner
$ D! p* H# z5 [- |IEEE Trans.Comm,vol Com-28,pp1849-1858,November 1980)
(2) loop BW is related to jitter (or phase noise) ,and locking time
so you have to consider loop BW  from jitter & locking time  spec
(3)phase margin is decided by relation ship among zero freq ,loop unity gain freq , pole freq
(4) In my opinion ,gain margin is not considered in pll design

jasonxilion

gain margin is not considered in pll design？
i don't think so.
8 w( y3 _0 n: J/ B2 _6 y' `! Bisn't it dealt with the stability?

賴永諭

書上都有講哩...加油看看先....
應該不難找到哩...